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ABSTRACT 
 
This thesis presents a comprehensive study on the development of GaN-based high-power 
transistors. First, selective area growth by plasma-assisted molecular beam epitaxy, a technology 
developed by our group for Ohmic contact improvement, is utilized to fabricate large-periphery 
AlGaN / GaN high electron mobility transistors (HEMTs) for high current operation. A novel Ti 
/ Al multi-layered contact scheme is then introduced to further reduce the contact resistance by 
inhibiting the Al diffusion during Ohmic contact annealing.  
Second, to reduce the gate leakage current and enhance the breakdown voltage, gate-SiO2 
deposited by radiofrequency magnetron sputtering is investigated. The routinely occurring 
degradation of the two-dimensional electron gas properties due to the sputtering-induced surface 
damage is effectively removed by a buffer layer protection or a post-annealing treatment. A 
metal-oxide-semiconductor (MOS)-HEMT with sputtered-gate-SiO2 is demonstrated for the first 
time, which exhibits a record high breakdown voltage density. Furthermore, the sputtered-SiO2, 
together with the atomic-layer-deposited-Al2O3, forms a bimodal-gate-oxide scheme, which is 
combined with the fluoride-plasma treatment to realize high-performance enhancement-mode 
MOSHEMT.  
Finally, a new transfer printing approach is developed to fabricate flexible hybrid inductor-
capacitor (LC) filters via the pre-etched silicon-on-insulator wafer. The selectively patterned 
semi-stable Si-supporting membranes are sufficiently robust to support the entire device 
fabrication process, yet flexible enough to facilitate the subsequent transfer printing via adhesive 
stamp. The flexible hybrid LC filter has the potential to be incorporated into GaN-MOSHEMT-
based high power DC-DC converters. 
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CHAPTER 1  
INTRODUCTION 
 
1.1 Review of Gallium Nitride for power switching transistors 
Due to many favorable electronic properties such as high critical breakdown field and high 
saturation electron velocity, GaN has become a very promising candidate material for high-power, 
high-frequency and high-temperature electronics.
1
 The good chemical inactivity and thermal 
stability also makes GaN useful in harsh environments commonly encountered in satellite and 
military communications. Table 1.1 compares the important material properties of GaN with Si, 
GaAs and SiC.
2
   
Among the above-mentioned applications, GaN is especially suited for power transistors, 
which play a crucial role in the regulation and distribution of power and energy in different 
social areas. Silicon has long been the dominant choice for high voltage power switching devices. 
However, it is rapidly approaching the theoretical limits of performance. GaN offers several 
potential advantages over silicon like higher blocking voltages, higher operating temperatures, 
lower power losses and faster switching speeds, therefore, it is attracting increasing interest to 
replace Si in applications such as motor control, future advanced power distribution systems, all 
electric vehicles, and avionics.
3,4
 Some of the prominent applications of GaN-based high power 
transistors are listed in Fig. 1.1.
5
  
 
1.2 Review of GaN-based high electron mobility transistors 
High electron mobility transistors (HEMTs) are the most mature structure for GaN-based 
transistors, which rely on the use of heterojunctions for their operation. The heterojunctions are 
2 
 
Table 1.1 Semiconductor material properties at 300 K. 
 
Property Si GaAs 4H-SiC GaN 
Bandgap 
Eg (eV) 
1.12 1.42 3.25 3.40 
Breakdown field  
EB (MV/cm) 
0.25 0.4 3.0 4.0 
Electron mobility 
µ (cm
2
/V s) 
1350 6000
a
 800 1300
a
 
Maximum velocity 
υs (10
7
 cm/s) 
1.0 2.0 2.0 3.0 
Thermal conductivity 
χ (W/cm K) 
1.5 0.5 4.9 1.3 
Dielectric constant 
ε 
11.8 12.8 9.7 9.0 
CFOM
b
 
χεµυsEB
2
/                   
(χεµυsEB
2
)Si 
1 8 458 489 
 
a
This is the bulk mobility. Heterostructural-2DEG mobility will be higher.  
b
CFOM: combined figure of merit for high temperature, high power and high frequency  
               applications. 
3 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1.1. Applications of GaN-based power switching transistors. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1.2. AlxGa1-xN / GaN heterostructure interface with the presence of 2DEG. 
4 
 
formed between semiconductors of different compositions and bandgaps, like AlGaN and GaN, 
whose band diagram is shown in Fig. 1.2. Due to the combined effect of spontaneous 
polarization and piezoelectric polarization, a sheet of electrons called two-dimensional electron 
gas (2DEG) is confined in the quantum well region of the junction interface. The modulation-
doped scheme enhances the electron mobility since the carriers are spatially separated from their 
donor impurities, which strongly suppresses the impurity scattering. The highest electron 
mobility measured at room temperature was 2019 cm
2
 / V·S and increased fivefold to 10250 cm
2
 
/ V·S below 10 K.
6
 Moreover, the large conduction band discontinuity between AlGaN and GaN 
enhances the quantum confinement, leading to the 2DEG concentration as high as 10
13
 cm
−2
.
7
 As 
a result, an intentionally undoped Al0.3Ga0.7N / GaN HEMT with a 0.15 µm gate length exhibited 
a cutoff frequency (ft) of 67 GHz and a maximum oscillation frequency (fmax) of 140 GHz.
8
 
Besides, the wide bandgaps of AlGaN and GaN [Eg (AlN) = 6.2 eV, Eg (GaN) = 3.4 eV]
9
 enable 
HEMTs with high-power handling capability. Panasonic Corporation demonstrated GaN-
HEMTs with breakdown voltages over 10 kV by using via holes through the sapphire substrate 
for heat dissipation.
10
 The combination of the wide bandgap of GaN and the availability of the 
AlGaN / GaN heterostructure enables GaN-based HEMT to achieve high voltage, high current, 
and low on-resistance simultaneously. Therefore, they have demonstrated an order of magnitude 
higher power density over the existing Si- and GaAs-based power transistors.
11
 
 
1.3 Motivation and thesis overview 
Two technical difficulties in fabricating high performance GaN-based HEMTs are addressed 
in this study. First, for any high-power electronic device, the challenge lies in controlling the 
flow of high power while keeping its power loss as low as possible. As shown in Fig. 1.3, the 
5 
 
 
Fig. 1.3. The schematic diagram of metal contacts on semiconductor. 
 
 
main power loss of a transistor consists three components, the metallic resistance (Rm), the 
semiconductor sheet resistance (Rs) and the contact resistance (Rc). The first two terms are more 
material dependent, while the third term is largely affected by the processing technologies. To 
reduce the contact resistance, the formation of Ohmic contacts between metal and semiconductor 
is required. However, due to the wide band-gap of GaN, it is difficult to achieve low-resistivity 
Ohmic contacts, which lead to significant power losses during operation. Second, because of the 
large lattice mismatch and difference in the thermal expansion coefficients between the GaN 
epilayer and the substrate like Al2O3, SiC or Si,
12
 a high density of threading dislocations and 
line defects is developed during crystal growth and propagate to the epilayer surface. Thus, when 
a gate bias is applied to thus-fabricated transistors, these surface defects can act as conducting 
paths that lead to severe gate leakage current,
13
 which lowers the breakdown voltage due to hot-
6 
 
carrier-induced impact ionization.
14
 The leakage current is also responsible for increased off-
state power loss and reduced power efﬁciency.15 
The main objective of this study is to provide our solutions to these two problems. In Chapter 
2, the major experimental methods for film growth, device fabrication and characterization are 
briefed. In Chapter 3, selective area growth by plasma-assisted molecular beam epitaxy 
(PAMBE-SAG), a technology developed by our group for Ohmic contact improvement, is 
utilized to fabricate large-periphery AlGaN / GaN HEMTs for high current operation. Following 
that, in Chapter 4, a Ti / Al multi-layered contact scheme is developed to further reduce the 
contact resistance. To solve the gate leakage problem, the metal-oxide-semiconductor (MOS)-
HEMT using high-quality sputtered-SiO2 gate insulator is investigated in Chapter 5 and Chapter 
6, where a record high breakdown voltage density is demonstrated. Chapter 7 presents a 
continuous study that employs the SiO2 sputtering technique to achieve high performance 
enhancement-mode MOSHEMT. Finally, for power electronics such as DC-DC converters, 
besides the switching transistors, passive components like capacitors and inductors are also 
important. In Chapter 8, a new transfer printing approach is developed to fabricate flexible 
hybrid inductor-capacitor filters, which sets the foundation for the ultimate realization of GaN-
based flexible electronics. A summary of this work is presented in Chapter 9.  
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CHAPTER 2  
EXPERIMENTAL METHODS 
 
2.1 Plasma-assisted molecular beam epitaxy system 
Molecular beam epitaxy is a ultrahigh-vacuum (UHV) evaporation method of preparing high-
quality thin films with precise control of composition, doping, and film thickness.
1
 In this study, 
our lab-built PAMBE system is used for the growth of III-nitride semiconductor films. As shown 
in Fig. 2.1,
2
 the system consists of a turbomolecular-pumped liquid nitrogen (LN2) coldwall 
chamber with a base pressure of 2 × 10
-10
 torr, a bottom flange with eight ports for standard 
effusion cells containing Ga, In, Al, Si and Mg, an inductively coupled radio-frequency (RF) 
plasma source and a rotatable substrate holder / heater for holding substrates of up to 3" in 
diameter. The substrate holder is introduced through a load-lock chamber connected to a 
turbomolecular pump. 
High-purity Ga (99.99999 %) and Si (99.9999%) were used as the group III element and n-
type doping element, respectively. To contain the source materials, high-purity refractive 
materials, pyrolytic boron nitride (PBN), and water cooling systems were used to minimize the 
contamination. Very large-scale integration (VLSI) grade (99.9995 %) nitrogen gas was used as 
the group V element, and the diatomic species was cracked by a 13.56 MHz RF power supply to 
generate reactive atomic nitrogen plasma at a low background pressure of 2 × 10
-4
 torr. The flow 
rate of high purity nitrogen into the RF plasma source was controlled by a mass flow controller 
(MFC).   
9 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.1. Schematic diagram of PAMBE system used in this study. 
 
 
 
 
 
10 
 
2.2 Sample growth 
AlGaN / GaN template grown by metalorganic chemical vapor deposition (MOCVD) were 
used as the substrate. Mo block, PBN retaining ring and UNI-block tungsten substrate holder were 
used to mount the substrate, which was subsequently introduced into the growth chamber through 
the load-lock chamber. The thermal desorption process was first done at 800 
o
C for 2 min, and the 
temperature then was changed to the growth condition. Generally, in MBE systems, high-quality 
GaN films are grown under Ga-rich conditions and the growth rate is limited by the atomic 
nitrogen flux and, in turn, by the nitrogen flow rate. During the growth process, the nitrogen flow 
rate was maintained at 0.3 sccm while using an RF power of 356 W. This smallest possible flow 
rate, which corresponds to the slowest possible growth rate of 3.5 nm/min, results in the optimum 
surface morphology and electronic properties of the epilayer. During the growth, LN2 was flowed 
through the cooling lines attached to the MBE chamber.  
 
2.3 Sample fabrication and characterization 
For the dry etching of GaN and AlGaN layers, a PlasmaTherm SLR-770 inductively coupled 
plasma reactive ion etcher (ICP-RIE) was used [Fig. 2.2(a)]. The microprocessor control allows a 
selection from eight etching gases, while the Cl2 and BCl3 mixture with Ar is used for the nitride 
etching. Typical etch rate with an ICP coil power of 250 W is 80 ~ 120 nm/min. For the dry 
etching of dielectrics like SiO2 and Si3N4, a PlasmaLab Freon / O2 RIE was used [Fig. 2.2(b)]. 
CF4 gas was employed for the source of plasma with etch rate of 25 nm/min. For 
photolithography patterning, a Karl Suss MJB-3 contact aligner was used [Fig. 2.2(c)]. The 
resolution for patterning was 1 µm with alignment accuracy of 0.2 µm. For SiOx / SiNx deposition, 
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a PlasmaLab plasma-enhanced chemical vapor deposition system was used [Fig. 2.2 (d)]. The low 
temperature operation (300 ºC) 
 
   
 
 
 
 
 
Fig. 2.2. (a) PlasmaTherm SLR-770 Inductively Coupled Plasma Reactive Ion Etcher, (b) 
Plasmalab Freon / O2 RIE System, (c) Karl Suss MJB-3 Contact Aligner, (d) PlasmaLab Plasma 
Enhanced Chemical Vapor Deposition System, (e) Cooke E-beam / Thermal Evaporator, (f) AG 
Rapid Thermal Processor, (g) Lesker PVD 75 Dual-Gun Sputter System, and (h) Cambridge 
NanoTech Atomic Layer Deposition System. 
 
makes this system ideal for dielectric deposition on compound semiconductors. For metal 
contacts deposition, a Cooke electron-beam (E-beam) / thermal evaporator was used [Fig. 2.2(e)]. 
It has two independent resistive power supplies and one electron beam gun with four source 
crucibles. Each source is controlled to provide precise deposition thickness and rate. For rapid 
thermal annealing, an AG rapid thermal processor was used [Fig. 2.2(f)], which employs high-
intensity, visible radiation to heat wafers for short periods at precisely controlled temperatures. 
The temperature can be controlled from 450 
o
C to 1100 
o
C with a ramping rate from 10 
o
C/sec to 
50 
o
C/sec. 
Besides, a Lesker Physical Vapor Deposition 75 Dual-Gun sputter system was used to sputter 
SiO2 thin films at room temperature [Fig. 2.2(g)]. It contains two 3" sputter guns which can 
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operate in Ar, O2 and / or N2 ambient. The computerized control system precisely controls the 
turbo pump speed and the gas flow. A large rotating sample platen can hold sample sizes from 
small pieces up to 12". A Cambridge NanoTech atomic layer deposition (ALD) System was used 
to deposit high quality Al2O3 thin films [Fig. 2.2(h)]. By pulsing the precursor gases over the 
sample, the ALD system is able to deposit thin films one atomic layer at a time. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2.3. (a) Digital Instruments Dimension 3100 AFM, (b) Hitachi S-4700 High Resolution 
SEM, (c) Physical Electronics PHI 5400 XPS, and (d) Physical Electronics PHI Trift III 
SIMS. 
 
For thin film investigation, surface analysis was conducted by a Digital Instruments Dimension 
3100 Atomic Force Microscope (AFM) with sub-angstrom vertical resolution [Fig. 2.3(a)]. 
Surface topography was captured by a Hitachi S-4700 High Resolution Scanning Electron 
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Microscope (SEM) [Fig. 2.3(b)]. The high resolution field emission SEM provides a 1.5 nm 
resolution at 15 kV. Chemical compositions and bonding states were examined by a Physical 
Electronics PHI 5400 X-ray Photoelectron Spectroscope (XPS) [Figure 2.3 (c)]. Excitation 
sources are dual anode X-ray of Al and Mg, and the depth profiles can be obtained by 
differentially pumped 1~5 KeV ion gun sputtering. The chemical elements distribution was 
measured by a Physical Electronics PHI Trift III Secondary Ion Mass Spectrometer (SIMS) [Fig. 
2.3(d)]. This is a Time of Flight (TOF) SIMS which uses a gold liquid metal ion source as the 
analysis ion beam. The mass range can be set to 10,000 amu or more for large organic molecules. 
A dual ion source (Cs and O) is also available for elemental depth profiling analysis. 
For device characterization, current-voltage (I-V) curves of the HEMTs were measured by 
HP4155C and HP4280 semiconductor analyzers with ICS software. The capacitance and 
inductance were obtained by an Agilent 4284A precision LCR meter. Large current and 
breakdown voltage measurements were conducted using a Tektronix 371 high power curve tracer 
and a probe-station which was custom-built for high-power measurements. 
 
2.4 References 
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14 
 
CHAPTER 3 
 HIGH-CURRENT LARGE-PERIPHERY HEMT VIA PAMBE-SAG 
 
3.1 Introduction 
For decades, much effort has been placed on obtaining low Ohmic contact resistivity for GaN-
based metal-semiconductor field-effect transistors (MESFETs) or HEMTs, and various 
technologies like ion-implantation and surface treatments have been investigated.
1-3
 However, 
these methods usually generate surface defects at the contact regions, reducing the device 
uniformity and the long-term reliability. The high-temperature post-annealing process, aimed to 
repair the damage and activate the dopants after ion-implantation, further creates problems such 
as GaN film dissociation, Si dopant diffusion, and surface degradation.
4
  
SAG is another effective technique for improving the Ohmic contacts. It selectively deposits 
highly doped GaN layers in the Ohmic contact regions in a damage free manner. When a 
semiconductor film is heavily doped, it can induce a significant bending of the conduction band. 
The depletion width between the metal contact and the semiconductor becomes very thin and the 
possibility of current transport through the Schottky barrier is enhanced (Figure 3.1). Typically 
for the tunneling effect, high doping concentration around 10
19
 cm
-3
 is needed.
5
 While MOCVD 
and hydride vapor phase epitaxy (HVPE) have been employed to achieve SAG,
6,7
 PAMBE has 
not attracted much attention, in spite of its many advantages like ultrahigh vacuum and low-
temperature growth conditions. Particularly, the crystal growth temperature of PAMBE is 300 °C 
to 400 °C lower than that of the above-mentioned technologies, which is very important to 
prevent problems such as GaN film dissociation, Si dopant diffusion, and surface degradation. 
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Fig. 3.1. (a) The structural schematic and (b) band diagram of tunneling effect  
through the thin potential barrier created by SAG. 
 
The major challenge of PAMBE-SAG is the lack of growth selectivity. Unlike MOCVD or 
HVPE, in which nothing grows in the mask region, the use of PAMBE gave rise to the growth of 
poly-crystalline GaN on the mask material, due to the reactive nitrogen atoms generated by the 
plasma source. However, in our previous studies, we were able to realize SAG with PAMBE, 
achieving a record-low contact resistivity of 1.8 × 10
-8
 Ω cm2 for the Ohmic contacts to an n-type 
GaN channel of a MESFET,
8
 as well as an extremely low non-alloyed contact resistance of 0.6 Ω 
mm for the contacts to the 2DEG channel of a HEMT.
9
 We also demonstrated that unlike ion-
implantation, the damage-free PAMBE-SAG technique is able to suppress the buffer leakage 
current and improve the breakdown characteristics.
10
 Due to the simultaneous improvement of 
drain current and breakdown voltage, PAMBE-SAG is most suited in fabricating high power 
transistors. In this work, we extend our technique to first realize multiple-gate-finger HEMTs 
and then large-periphery devices targeting for high current operation. The advantage of PAMBE-
SAG is most prominent for large-periphery power transistors, since the reduction of contact 
resistance over large area of contact regions would have a greater impact than the single device 
in reducing the total power loss. 
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Fig. 3.2. (a) Optical image of the multiple-gate-finger AlGaN / GaN HEMTs array  
and bus lines, and (b) schematic diagram of HEMT with 54 nm n
+
-GaN  
regrown layers in the source / drain regions. 
 
3.2 Experimental procedures 
Figure 3.2(a) shows an optical image of the fabricated multiple-gate-finger HEMTs. Each unit 
has four gate fingers with a width of 100 μm. The gate length, source-to-drain and gate-to-drain 
distances were 5 μm, 15 μm, and 6 μm, respectively. The discrete units were interconnected 
through the bus lines by wire bonding to form large periphery devices for high current operation. 
To fabricate the HEMTs, an Al0.26Ga0.74N (25 nm) / GaN (50 nm) / semi-insulating GaN (2.2 µm) 
on sapphire substrate prepared by MOCVD was used as the starting material [(Fig. 3.2(b)]. The 
electron concentration and mobility of the 2DEG were measured by a Hall-effect measurement 
system at room temperature and were 1.3 × 10
13
 cm
−2
 and 1340 cm
2
 / V s, respectively. The 220 
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nm MESA isolation and 25 nm recessed source / drain etching were first performed with ICP-
RIE using Cl2 / Ar plasma. The SAG process was then implemented as shown in Fig. 3.3(a). A 
90-nm-thick SiO2 mask was deposited using PECVD at 300 °C. Photolithography and Freon-RIE 
etching were then performed to selectively remove SiO2 in the source and drain regions. The 
sample was thoroughly cleaned with degreaser and acids before being loaded into the PAMBE 
chamber. After 15 minutes growth by PAMBE, a 54-nm-thick single-crystalline n
+
-GaN layer 
(1.0 × 10
19
 cm
-3
) was grown in the unmasked region, while poly-crystalline GaN was formed on 
the SiO2 mask due to the lack of growth selectivity. These single-crystalline and poly-crystalline 
structures were confirmed by AFM analysis [Fig. 3.3(b)], where the root-mean-square (RMS) 
roughness for the former was less than 0.5 nm and that for the latter was greater than 15 nm. 
Subsequently, the poly-crystalline layer was removed using a heated 15 wt% KOH solution at 
75 °C and the underlying SiO2 layer was etched using a buffered oxide etchant (BOE). After 
removing the surface oxide by HCl : H2O (1 : 2) solution for 30 s, Ohmic metals of Ti / Al / Ti / 
Au (30 nm / 90 nm / 30 nm / 60 nm) were deposited on n
+
-GaN by E-beam evaporation, and 
were then annealed at 850 °C for 30 s in N2 ambient by RTA. Finally, Ni / Au (60 nm / 130 nm) 
were deposited as the Schottky gate electrodes. 
 
3.3 Results and discussion 
SIMS was first performed to examine the extent of dopant diffusion in the n
+
-GaN regrowth 
layer before and after the high temperature Ohmic annealing process. As seen from Fig. 3.4, Si 
dopants were mostly confined within the n
+
-GaN layer after RTA. Thus, the high Si dopant 
concentration can contribute to the thinning of potential barrier at the Ohmic contact interface, 
therefore enhancing the tunneling effect and reducing the Ohmic contact resistance. 
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Fig. 3.3. (a) Illustration of the procedure for selectively growing n
+
-GaN layers in the source 
/ drain regions by PAMBE and (b) the AFM images of each step. 
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Fig. 3.4. SIMS depth profile of the Ga-N bonding and Si element in the n
+
-GaN  
regrown layer before and after Ohmic metal annealing. 
 
DC characteristics of the multiple-gate-finger HEMTs were then measured. Figure 3.5(a) 
compares the drain current (Ids) - drain voltage (Vds) characteristics of two devices fabricated 
using the same procedures on the same wafer, except that one was processed with SAG (HEMT-
A) and the other one was not (HEMT-B). Good pinch-off behavior was found for both devices. 
HEMT-A showed a maximum current (Imax) over 100 mA (limited by the semiconductor 
analyzer used), much higher than that of HEMT-B (60 mA). The on-state resistance (Ron) of 
HEMT-A (2.1 mΩ∙cm2) is also more than three times smaller than that of HEMT-B (6.4 
mΩ∙cm2). The improved Imax and Ron are the direct result of the better Ohmic contacts attributed 
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to SAG. Moreover, it was found that the gate leakage current (Ileak) was also suppressed by SAG 
[(Fig. 3.5(b)]. Ileak for HEMT-A at the reversed gate bias (VGS) of -10V was 1.3 µA, over an 
order of magnitude smaller than that of HEMT-B (14.4 µA). Due to the recessed-gate structure 
created by SAG, the leakage current between the gate and the source is lowered by the surface 
discontinuity.
11
 Low Ileak is highly desirable for improving the breakdown characteristics of 
GaN-based HEMTs for high-power applications. However, it should be noted that while SAG 
contributed to simultaneous drain current enhancement and leakage current suppression, a more 
negative VGS was required to completely pinch off the 2DEG, due to the heavily doped regrown 
GaN layers near the channel.  
To achieve large current operation, wire-bonding was carried out to interconnect group of 
HEMTs in parallel, and a Tektronix 371 high power curve tracer was used for high current 
measurements. Figure 3.6 shows the saturation drain currents of one unit, five units and thirteen 
units. Imax of five interconnected units was 0.68 A at VDS of 15 V, around five times of that of a 
single HEMT (Imax = 0.14 A). Thus, a linear relationship between the unit number and the current 
level was found, indicating the fabrication uniformity including the SAG process. Finally, when 
thirteen units were interconnected with a total gate width of 5.2 mm, a maximum current of 1.76 
A was achieved. The resulting current density of 338 mA/mm and on-resistance of 4.7 mΩ∙cm2 
are better than many of the previously reported values for large-periphery GaN-HEMTs,
12-15
 
demonstrating that PAMBE-SAG is effective to fabricate GaN-based power transistors with 
smaller device foot-print and lower power loss.  
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Fig. 3.5. (a) IDS-VDS characteristics and (b) gate leakage currents for HEMT-A  
(HEMT with SAG) and HEMT-B (HEMT without SAG) measured by  
an Agilent 4155C semiconductor parameter analyzer. 
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Fig. 3.6. IDS-VDS characteristics of one unit, five units and thirteen units interconnected,  
measured by a Tektronix 371 high power curve tracer. 
 
3.4 Conclusions 
PAMBE-SAG was employed to improve the characteristics of AlGaN / GaN HEMTs as high 
power switching transistors. Significant improvement of current density and on-state resistance 
was observed when SAG was implemented, as well as reduced gate leakage current. The 
maximum current of 1.76 A and on-state resistance of 4.76 mΩ cm2 were achieved for a large-
periphery device with the total gate width of 5.2 mm. These favorable results demonstrate that 
PAMBE-SAG is effective in fabricating GaN-based HEMTs for high-power applications.   
 
3.5 References 
1. F. Recht, L. McCarthy, S. Rajan, A. Chakraborty, C. Poblenz, A. Corrion, J. S. Speck, and U. 
K. Mishra, IEEE Electron. Dev. Lett. 27, 205 (2006). 
23 
 
2. A. Motayed, M. Jah, A. Sharma, W. T. Anderson, C. W. Litton, and S. N. Mohammad J. Vac. 
Sci. Technol. B 22, 663 (2004). 
3. Y. J. Lin, H. Y. Lee, F. T. Hwang, and C. T. Lee, J. Electron. Mater. 30, 532 (2001). 
4. M. Placidi, A. Pe r´ez-Toma s´, A. Constant, G. Rius, N. Mestres, J. Milla n´, and P. Godignon, 
Appl. Surf. Sci. 255, 6057 (2009). 
5. S. N. Mohammad, J. Appl. Phys. 95, 4856 (2004). 
6. S. Heikman, S. Keller, S. P. DenBaars, and U. K. Mishra, Appl. Phys. Lett. 78, 2876 (2001). 
7. K. Hiramatsu, H. Matsushima, T. Shibata, Y. Kawagachi, and N. Sawaki, Mater. Sci. Eng., B, 
59, 104 (1999). 
8. S. J. Hong and K. Kim, Appl. Phys. Lett. 89, 042101 (2006). 
9. H.-C. Seo, P. Chapman, H.-I. Cho, J.-H. Lee, and K. Kim, Appl. Phys. Lett. 93, 102102 
(2008). 
10. L. Pang, H.-C. Seo, P. Chapman, I. Adesida, and K. Kim, J. Electron. Mater. 39, 499 (2010). 
11. S. J. Hong, P. Chapman, P. T. Krein, and K. Kim, Phys. Stat. Sol. (a) 203, 1872 (2006). 
12. S. Yoshida, H. Ishii, J. Li, D. L. Wang and M. Ichikawa, Solid-State Electron. 47, 589 (2003). 
13. S. Iwakami, M. Yanagihara, O. Machida, E. Chino, N. Kaneko, H. Goto and K. Ohtsuka, Jpn. 
J. Appl. Phys. 43, L831 (2004). 
14. N. Ikeda, K. Kato, K. Kondoh, H. Kambayashi, J. Li and S. Yoshida, Phys. Stat. Sol. (a) 204, 
2028 (2007). 
15. H. Kambayashi, Y. Satoh, S. Ootomo, T. Kokawa, T. Nomura, S. Kato and T. P. Chow, 
Solid-State Electron. 54, 660 (2010). 
 
 
24 
 
CHAPTER 4  
TI / AL MULTI-LAYERED OHMIC CONTACT SCHEME 
 
4.1 Introduction 
As mentioned in Chapter 3, the formation of Ohmic contact is critical for GaN-based 
transistors. Efforts to fabricate low resistivity Ohmic contacts have continued for decades and Ti 
/ Al-based multiple metallization has become the most successful contact scheme, including Ti / 
Al / Ti / Au, Ti / Al / Ni / Au, Ti / Al / Mo / Au, and Ti / Al / Pt / Au.
1-4
 The success of this 
contact scheme mainly lies in the formation of low work-function TiN due to Ti in-diffusion 
during high temperature thermal annealing, which gives rise to donor-like N-vacancies on the 
GaN surface, therefore both thinning and lowering the barrier at the metal-GaN interface.
5
 
Besides Ti, other metals like Al also inter-diffuses through the metal stack. The formation of Ti-
Al alloys is favorable to reduce the contact resistance due to their lower resistivity and work-
function than Ti.
6
 However, Al tends to diffuse all the way to the contact interface and form AlN. 
Unlike TiN, which is metallic in nature, the wide band-gap AlN may impede the current 
conduction and increase the contact resistance.
7
 Nevertheless, little effort has been made to 
eliminate this barrier layer. In this study, the micro-structural properties of the interface between 
n-GaN and conventional Ti / Al / Ti / Au contact is investigated by transmission electron 
microscopy (TEM) and electron energy loss spectroscopy (EELS)  to confirm the formation of 
Al-based barrier layer. Then, a Ti / Al multi-layered structure is proposed to effectively eliminate 
this layer. The reduction of Al diffusion is confirmed by XPS measurements, and the 
improvement of the Ohmic contact properties is verified by transmission line method (TLM). 
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Furthermore, SEM and AFM measurements show that the new contact scheme is able to produce 
metal contacts with better surface morphology, leading to better reliability and uniformity for 
GaN-based transistors. 
 
4.2 Experimental details 
Samples used in this study consisted PAMBE-grown 200 nm-thick n-GaN layer on MOCVD-
grown semi-insulating GaN template. The doping concentration and electron mobility measured 
at room temperature by a Hall-effect measurement system were 2.5 × 10
17
 cm
–3
 and 360 cm
2
/V s, 
respectively. The TLM patterns were defined by photolithography. The size of the metal pads 
was 200 µm × 100 µm, and the gap spacing varied from 5 to 40 µm. Before the contact metal 
deposition, 30 s HCl treatment was performed to remove the native oxide on the GaN surface. 
Then Ohmic contact metals with different layers of Ti, Al and Au were deposited by E-beam 
evaporation, followed by lift-off and metal-alloying via RTA at 830 °C in N2 ambient for 30 s. 
Three metal stack structures were fabricated, Sample A (the conventional contact scheme) with 
Ti / Al / Ti / Au (30 / 90 / 30 / 60 nm), Sample B with Ti / Al  / Ti / Al / Ti / Au (30 / 30 / 30 / 30 
/ 30 / 60 nm) and Sample C with Ti / Al / Ti / Au (30 / 30 / 30 / 60 nm). The Ohmic contact 
resistance and specific contact resistivity were extracted from the I–V characteristics of the TLM 
patterns. Micro-structural characteristics of the interface between the metals and GaN layer were 
closely examined using JEOL 2010 F (S)TEM and EELS line mapping. Metal diffusion after 
annealing was examined by XPS. The surface morphology was studied using SEM, AFM and 
optical microscope.  
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4.3 Results and discussion 
EELS line mapping was performed along with the TEM measurement for Sample A at the 
contact interface [Fig. 4.1(a)]. Both Ti and N peaks were observed, which indicates the formation 
of TiN layer due to the in-diffusion of Ti and out-diffusion of N. Meanwhile, Al peak was also 
detected in this region, which means that Al was able to diffuse through the Ti barrier to form 
AlN at the n-GaN region. To further study this effect, high-resolution (HR)TEM image was 
taken at the n-GaN region just below the TiN layer [Fig. 4.1(b)]. The atomic distance 
measurement shows that a layer with different atomic distance (d1 = 0.5056 nm) than that of 
GaN (d2 = 0.5167 nm) was formed between GaN and TiN. Using the simple linear relationship 
between dGaN and dAlN, the Al composition was calculated to be 63.5%. Such a result confirms 
that for the conventional Ti / Al / Ti / Au contact scheme, the Al atoms can diffuse through the 
TiN layer during annealing and form an Al-rich AlGaN layer at the interface, which may block 
the current transport and increase the contact resistance due to its high potential barrier.  
To prevent the formation of such a barrier layer, the Al in-diffusion should be minimized. To 
achieve this, a new contact scheme employing Ti / Al multi-layered structure is proposed in 
Sample B. Compared with the conventional contact scheme, portion of the thick Al layer was 
replaced by an additional Ti layer. The rationale underlying this replacement is that the previous 
atomic ratio of Al to Ti was 1.59, but the thermodynamically stable phases at high annealing 
temperature over 800 °C were Ti3Al and Ti2Al.
6
 It means that the thick Al layer cannot be fully 
consumed in forming the (Ti, Al) phases, and the excess Al may diffuse to the metal-GaN 
interface and form the AlGaN barrier. By inserting an additional Ti layer, the reaction between 
Ti and Al should be more completed, and thus the in-diffusion of Al may be reduced. However, 
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one may raise the question — why not just make the original Al layer thinner. Therefore, Sample 
C was deliberately made to prove that simply reducing the Al thickness is not feasible.   
  
 
Fig. 4.1. (a) EELS line mapping and (b) HRTEM image of the metal-GaN interface. 
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To examine the influence of Al in-diffusion on the Ohmic contact properties, the contact 
resistances of all three samples were measured using TLM. Figure 4.2 shows the I-V 
characteristics for the metal pads with a gap spacing of 5 µm. The current transport resulting 
from the contacts in Sample B (I = 39.35 mA at V = 1 V) was more facilitated than that of 
Sample A (I = 26.43 mA at V = 1 V), indicating lower barrier at the contact interface. One the 
other hand, Sample C exhibited much lower current transport (I = 5.04 mA at V = 1 V), 
indicating poorer Ohmic contact properties. Although the Al in-diffusion should be minimized, 
simply reducing the Al thickness is not the right solution, since the in-diffusion of the top Au 
layer would become a severe problem. In this case, Au was likely to penetrate through the whole 
metal stack and directly contact to n-GaN, therefore degrading the Ohmic contacts due to its high 
work-function. The prevention of Au in-diffusion to semiconductors has been reported to be very 
important for achieving low Ohmic resistance.
8,9
 Because of that, the adoption of Ti / Al multi-
layered structure is more advantageous by preserving enough metal thickness and providing 
more Ti / Al to react with Au to form Al–Au–Ti ternary alloy phases, both of which help to 
prevent Au in-diffusion. The specific contact resistivities and contact resistances of all three 
samples were extracted from the TLM data and shown in Table 4.1. Compared with the specific 
contact resistivity of Sample A (5.69 × 10
-5 Ω cm2), more than an order of magnitude smaller 
value was achieved for Sample B (4.52 × 10
-6
 Ω cm2). The contact resistance of the latter (0.52 
Ω mm) was also less than one-third of that of the former (1.7 Ω mm), showing the efficacy of the 
new contact scheme for Ohmic contact enhancement. As expected, much higher contact 
resistance of 18 Ω mm and resistivity of 3.42 × 10-3 Ω cm2 were produced for Sample C, due to 
the degraded contacts by Au in-diffusion.  
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Fig. 4.2. The I-V characteristics of Samples A,  B, and  C measured using  
TLM metal pads with a gap spacing of 5 µm. 
 
 
 
Table 4.1. The specific contact resistivity and contact resistance of Samples A,  B, and C. 
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To confirm that Ti / Al multi-layered structure can suppress Al in-diffusion, XPS was 
conducted to obtain the depth profile of Al, Ti and Ga from the metal stack to the GaN layer (Fig. 
4.3). The depth profile of Sample A shows that the Ti and Al signals followed each other into the 
GaN layer, and the Al concentration at the interface was as high as 17.2%, indicating severe Al 
in-diffusion. In comparison, from the depth profile of Sample B, it can be seen that the amount of 
excess Al at the interface was significantly reduced to 3.4%, due to more consumption of Al by 
the Ti-Al reaction during RTA.  
Similarly, Al out-diffusion to the metal electrode surface was also suppressed in Sample B, 
another important phenomenon revealed from the XPS depth profile. This can help to provide 
better surface morphology of the contact electrodes. It has been reported that due to the high 
temperature annealing, the contact metals tend to have bad surface morphology like ball-up and 
surface burst due to the low melting point of Al (~660 °C), which may increase the contact 
resistance and create long-term reliability and uniformity problems.
10,11
 The SEM and optical 
images of the contact electrodes [Fig. 4.4(a), (b) and insets] demonstrate that the surface burst 
can be effectively eliminated by the new contact scheme, since the Ti / Al multi-layered structure 
can tie up excess Al, preventing it from out-diffusing to the metal surface and balling up. AFM 
was also conducted to exam the surface properties [Fig. 4.4(c) and (d)]. Al ball-ups of Sample A 
can be clearly spotted, which results in a rough surface with RMS roughness of 56 nm. The RMS 
roughness reduced significantly to 16 nm for Sample B, leading to much fewer Al ball-ups and 
correspondingly much better surface morphology.  
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Fig. 4.3. XPS depth profile of (a) Sample A and (b) Sample B after annealing. Atomic 
percent of Al, Ti, and Ga are shown as a function of the sputtering depth. 
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Fig. 4.4. (a) SEM images of the TLM contact electrodes for Sample A and (b) for Sample B, 
with the insets showing the respective optical images; (c) AFM images (5 µm × 5 µm) of the 
TLM contact electrodes for Sample A and (d) for Sample B. 
 
4.4 Conclusions 
   The issue of interfacial AlGaN barrier layer resulting from the conventional Ti / Al / Ti / Au 
contact scheme is addressed in this study and a solution to eliminate this layer is developed. By 
employing the Ti / Al multi-layered structure, better Ohmic contact properties were 
demonstrated, including reduced contact resistance and enhanced electrode surface morphology. 
These improvements are believed to be resulted from less Al diffusion due to more completed 
reaction between Ti and Al during alloying. These results indicate that Ti / Al multi-layered 
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structure is better than the conventional contact scheme in reducing the contact resistance and 
improving the long-term reliability of GaN-based devices. Future optimization is possible by 
increasing the number of layers and tuning the thicknesses of Ti and Al to fulfill the composition 
requirement for the thermodynamically stable phases of Ti-Al alloys, which can fully avoid the 
presence of Al at both the contact interface and the electrode surface, therefore further improving 
the Ohmic contact properties.    
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CHAPTER 5  
ALGAN / GAN MOSHEMT WITH BIMODAL-GATE-SIO2 
 
5.1 Motivation of using gate insulators 
The challenge to realize low-resistivity Ohmic contacts for GaN-based HEMTs has been 
investigated in Chapters 3 and 4. However, substantial current leakage through the Schottky gate 
still remains a significant problem, reducing the HEMT breakdown voltage and the power 
efficiency while increasing the noise figure.
1-3
  
The growth of GaN has always been difficult due to the lack of a structurally compatible 
substrate. As a result, GaN is normally grown hetero-epitaxially on Al2O3, SiC or Si substrates.
3-9
 
Table 5.1 lists the physical properties of different substrates for GaN.
10
 It is evident from the 
property list that there is no ideal hetero-epitaxial substrate material for GaN growth. The large 
lattice mismatch induces three-dimensional crystal growth, which results in misfit dislocations 
and misorientated grain boundary defects. The thermal stress caused by large difference in the 
thermal expansion coefficients further degrades the crystal quality. Although techniques like 
low-temperature GaN or AlN nucleation have been adopted to promote two-dimensional crystal 
growth,
11-14
 a high dislocation density (> 10
10
 cm
-2
) still exists. The threading dislocations and 
line defects propagate to the epilayer surface during growth, which act as the current leaking 
paths at the metal-GaN Schottky junction.  
To solve this problem, significant progress has been made on metal-oxide-semiconductor 
(MOS)-HEMTs. By using an insulating layer under the gate electrode, it is possible to increase 
the barrier for current flow therefore suppressing the gate leakage. Figure 5.1 shows the band  
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Table 5.1. Properties of GaN and related substrates for GaN epitaxial growth. 
 
 
Substrate Material 
Lattice Constant 
(Å) 
Thermal Expansion Coefficient 
(10
-6
 / K) 
GaN 
a = 3.189 
c = 5.185 
5.59 
3.17 
AlN 
a = 3.112 
c = 4.982 
4.2 
5.3 
6H-SiC 
a = 3.08 
  c = 15.12 
4.2 
4.68 
3C-SiC a = 4.36 3.8 
Sapphire 
a = 4.758 
c = 12.99 
7.5 
8.5 
ZnO 
a = 3.252 
c = 5.213 
2.9 
4.75 
Si a = 5.43 3.59 
GaAs a = 5.653 6 
MgO a = 0.216 10.5 
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diagrams of metal-semiconductor interface with and without the insulating layer. The Schottky 
barrier height (SBH) can be expressed as
15
 
 2/10 )2(
2
m
kT
qq BB 
                                        (5.1) 
where 0Bq  is the original SBH at the metal-semiconductor interface without any surface 
insulator and  is the insulator thickness. The adoption of gate insulator can effectively increase 
the SBH, therefore reducing the possibility of thermionic emission of electron.  
 
Fig. 5.1. Energy band diagrams of the interface between metal and n-GaN  
(a) without the insulating layer, and (b) with the insulating layer. 
 
The gate insulator can simultaneously function as the surface passivation layer, which 
minimizes the current dispersion effect. Current dispersion refers to the reduced current level at 
high frequency operation as compared with static (DC) operation.
16
 Figure 5.2 demonstrates the 
current dispersion when conducting DC and pulsed I-V measurements with an unpassivated 
AlGaN / GaN HEMT on SiC substrate.
17
 The surface defects, which are normally found on GaN 
epilayer due to low crystal quality, behave as deep-level acceptor-like states. Under reversed gate 
bias (turn-off state), electrons from the gate are injected into the exposed surface trap and deplete 
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Fig. 5.2. DC and pulsed I-V characteristics of an unpassivated  
AlGaN / GaN HEMT on SiC substrate. 
 
the 2DEG. When the device switches to forward bias (turn-on state), since the trapping time-
constants are in the millisecond to second range, there is not enough response time for those 
electrons to be emitted from the traps, resulting in slow channel current recovery, or slow 
switching speed. The gate insulator can chemically passivate the exposed surface dangling bonds 
to reduce the surface trap density, therefor eliminate the current dispersion. Moreover, the DC 
current can also be improved due to the surface passivation. Even during static operation, some 
electrons are still trapped in the surface states. The negative surface charge acts like a negatively 
biased virtual gate, leading to extension of the gate depletion region.
18
 Since the gate insulator 
can effectively eliminate the surface states, the virtual gate is removed and the depletion region is 
reduced. As a consequence, W. S. Tan et al. reported an enhancement in the maximum drain 
current of ~25% after Si3N4 or SiO2 passivation.
19
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5.2 Deposition of gate insulators 
For the fabrication of MOSFET, especially power MOSFET, the basic requirements for a 
compatible insulator to any semiconductor are high conduction band offset, high dielectric 
breakdown field, and high quality interface with low interfacial state density. Amorphous 
insulators are preferred due to the lack of domain boundaries as electron conduction paths. A 
number of gate insulators for GaN, such as SiO2, Si3N4, Al2O3, ZrO2, and ZnO, have been 
investigated.
20-24
 The most widely used of these insulators is SiO2, owing to the largest 
conduction-band offset on GaN that prevents electron tunneling.
25,26
 A MOSHEMT with 15-nm-
thick gate-SiO2 showed a leakage current of 1 μA/mm at 300 °C, which was approximately four 
orders of magnitude lower than that of a conventional HEMT with similar gate dimensions. 
Good thermal stability was simultaneously demonstrated.
27
 
However, unlike Si, it is not possible to grow a high-quality native oxide on GaN, meaning 
that the insulator has to be deposited extrinsically. For the deposition of gate-SiO2, various 
techniques have been employed, including PECVD, E-beam evaporation, photo-CVD, and liquid 
phase deposition (LPD).
28-33
 However, due to the inability to produce high-quality SiO2 on GaN 
comparable to that on Si, the power-handling capability of the resulting MOSHEMTs has been 
limited. Therefore for high power applications, large gate-drain lengths have to be employed to 
achieve high breakdown voltages. The drawback of such an attempt is that it not only increases 
the device footprint, but also reduces the current density due to the higher channel resistance. 
Radiofrequency (RF) magnetron sputtering is capable of depositing SiO2 of quality better than 
the above-mentioned techniques, since the energetic particles impinging on the substrate can 
feed more energy into the growing film, thus increasing the density and breakdown field of the 
resulting oxide layer.
34-36 
Sputtering is also relatively simple to implement, low-cost and requires 
40 
 
a low deposition temperature. High-quality dielectrics, such as HfO2 and Ta2O5, have been 
successfully grown on GaN epilayer by sputtering.
37,38
 Recently, an ilmenite magnesium titanate 
(MgTiO3) thin film sputtered on GaN exhibited a record high relative dielectric constant.
39
 In 
spite of this, AlGaN / GaN MOSHEMT employing sputtered gate-oxide has not yet been 
reported, mainly due to the difficulty of eliminating the ion-induced damage to the AlGaN 
surface that adversely affects the device performance. In this work, an AlGaN / GaN 
MOSHEMT with high-quality gate-SiO2 processed by RF magnetron sputtering is demonstrated 
for the first time.
40
 Reduction in the drain current resulting from the sputtering-induced surface 
damage is avoided by depositing a PECVD-SiO2 buffer layer prior to sputtering. Adopting the 
PECVD-SiO2 layer also provides a way to induce stress in the AlGaN layer thus can further 
enhance the drain current. In this way, a bimodal-SiO2 deposition enables simultaneous 
enhancement of current and breakdown voltage, to an extent greater than achievable by other 
gate-dielectrics. 
 
5.3 MOSHEMT fabrication 
A schematic of the fabricated MOSHEMTs is shown in Fig. 5.3. The template used in this 
study consisted 25-nm Al0.26Ga0.74N barrier, 1-nm AlN interlayer, 50-nm undoped GaN channel, 
2.2-µm semi-insulating GaN and 30-nm LT-GaN buffer, grown on sapphire substrate by 
MOCVD. A 220-nm MESA isolation and 44-nm recessed drain / source structure were 
facilitated by ICP-RIE, and Ohmic contacts were formed by standard photolithography, metal 
deposition, lift-off and RTA. For gate insulation, SiO2 layers were deposited by sputtering at 
room temperature or by PECVD at 300 °C (the rationale of using PECVD-SiO2 will be 
illustrated later). The sputtering was carried out in an Ar / O2 ambient (Ar : O2 = 16.15 : 2.85 
41 
 
sccm) with a constant RF power of 300 W. The background and working pressure during 
sputtering were 5 × 10
-6
 torr and 2 × 10
-3
 torr, respectively. The target was high-purity SiO2. 
Finally, the Schottky gate electrode was deposited. The gate length, width, source-to-drain and 
gate-to-drain distances were 5 μm, 400 μm, 15 μm, and 6 μm, respectively. 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5.3. Schematic diagram of a SiO2 / AlGaN / GaN MOSHEMT. 
 
5.4 Results and discussion 
The IDS–VDS characteristics of thus-fabricated HEMT-A and MOSHEMTs with 10-nm 
sputtered-SiO2 (MOSHEMT-B), 10-nm PECVD-SiO2 (MOSHEMT-C), and 10-nm sputtered-
SiO2 / 10nm PECVD-SiO2 (MOSHEMT-D) were measured, and are shown in Fig. 5.4. 
Compared with HEMT-A with no dielectric layer, the IDS,max of MOSHEMT-B, when SiO2 was 
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Fig. 5.4. IDS–VDS characteristics of (a) HEMT-A, and MOSHEMTs with (b) 10-nm sputtered-
SiO2 (MOSHEMT-B), (c) 10-nm PECVD-SiO2 (MOSHEMT-C), and (d) 10-nm sputtered-
SiO2 / 10-nm PECVD-SiO2 (MOSHEMT-D). 
 
directly sputtered on AlGaN surface, decreased significantly from over 60 mA to less than 0.9 
mA. Moreover, the original current level could not be restored when the SiO2 layer was removed 
by BOE, indicating that permanent damage had occurred.  
It is known that during sputtering, the source atoms from the target are accelerated and 
incident upon the AlGaN surface with high momentum. Such energetic atoms may very well 
cause damage to the epilayer surface, increasing the interface state density and the surface 
roughness, and subsequently reducing the 2DEG electron mobility and concentration. To 
confirm the sputtering damage, the changes in the AlGaN surface morphology before sputtering 
and after removal of the sputtered-SiO2 by BOE were examined by AFM. Figure 5.5 shows the 
43 
 
AFM images (2 µm × 2 µm) of the AlGaN surface after first order flattening. For the as-grown 
AlGaN epilayer, a well-defined terrace structure was observed with a RMS roughness of 0.32 nm. 
Small pits with a density of 4.25 × 10
8
 cm
-2
 and diameters less than 20 nm were found on the 
surface, which originated from the mixed dislocations during MOCVD growth.
41
 By contrast, the 
surface became much rougher after sputtering, with RMS roughness of 0.45 nm. The size of the 
pits grew to be as large as 65 nm, and the density also increased to 1.45 × 10
9
 cm
-2
. Such surface 
degradation confirms that sputtering, as a gate-oxide deposition technique, is detrimental to the 
AlGaN epilayer.  
To prevent the sputtering-induced surface damage, a SiO2 layer was first deposited in a much 
less energetic way (RF power of 17 W) by PECVD as a buffer prior to sputtering, thus producing 
a bimodal-SiO2 structure. This led to a significant improvement in the drain current of the 
resulting MOSHEMT-D, proving that a thin PECVD-SiO2 buffer layer is effective in protecting 
the AlGaN surface from the sputtering damage. It should be mentioned that our measurement of 
the maximum current was limited by the semiconductor analyzer used. Moreover, the bimodal-
SiO2 structure not only restored IDS,max, of the original HEMT, but further boosted it by a 
substantial amount. Besides the general surface passivation effect, this large increase in current 
may also have resulted from the stress in AlGaN induced by the low-density PECVD-SiO2 layer. 
It has been reported that SiO2 or Si3N4 passivation on AlGaN / GaN heterostructure can create 
stress-induced-polarization that increases the 2DEG concentration.
42,43
 For example, it was 
previously demonstrated that a 270 MPa tensile-stressed Si3N4 passivation film increased IDS,max 
of the HEMT by 16%. The current was further enhanced by 20% when the stress was increased 
to 380 MPa.
44
 In the present study, MOSHEMT-C with 10-nm low-density PECVD-SiO2 layer 
was fabricated to specifically investigate the relationship between the induced stress and the 
44 
 
 
 
 
Fig. 5.5. AFM images (2 µm × 2 µm) after first-order flattening of the AlGaN surface (a) 
before sputtering, and (b) after BOE removal of the sputtered-SiO2. 
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change in 2DEG properties. Our rationale is to take advantage of the low-density PECVD-SiO2 
for high stress creation. The density of the PECVD-SiO2 film can be controlled by tuning the 
SiH4 flow rate during deposition. As the SiH4 : N2O ratio was increased from 0.01 (the 
stoichiometric SiO2 deposition condition) to 0.03, extra nonbonded Si atoms were incorporated 
into the oxide layer. Thus, in a more Si-rich film, the existence of defects like ∙Si≡Si3, Si–OH 
and Si-H bonds would disrupt the normal sp
3
 O–Si–O tetrahedral configuration, and the locally 
imperfect growth would result in a lower film density and a tensile strain component.
45
 It has 
been reported that Si-rich SiOx exhibited a higher Si–OH peak absorption coefficient than 
stoichiometric SiO2, indicating the film had a porous structure that facilitated the absorption of 
atmospheric H2O, and the porosity reduced the density and increased the strain of the film.
46
 The 
depth profile of the PECVD-SiO2 layer obtained by XPS measurement shows that the O / Si ratio 
was only 1.62 [Fig. 5.6(a)], confirming that it is a Si-rich film. The oxide quality was further 
examined by measuring the breakdown field using an Al / SiO2 / n
+
-GaN (n = 1.4 × 10
19 
cm
-3
) 
MOS-capacitor structure [Fig. 5.6(b)]. The breakdown field of the PECVD-SiO2 layer was lower 
than 4 MV/cm, since the porosity and defects in the film might act as the electron conduction 
paths that induced significant leakage current. On the other hand, a much higher breakdown field 
of 8.6 MV/cm was obtained from the sputtered-SiO2 layer, which is better than those previously 
reported for SiO2 deposited on GaN by other techniques,
30,47,48
 thus demonstrating the high 
quality of the oxide film produced by sputtering.  
With the help of the low-density PECVD-SiO2 layer, the maximum stress of 334.6 MPa was 
obtained for the SiO2 / Al0.26Ga0.74N / GaN template, measured by a FSM 500TC film stress 
measurement system. As a result, the stress-induced-polarization improved the 2DEG properties, 
leading to the increase in the electron concentration from 9.23 × 10
12 
cm
-2
 to 1.13 × 10
13
 cm
-2
 and  
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Fig. 5.6. (a) XPS depth profiles of the SiO2 films prepared by sputtering and PECVD, and (b) 
I-V characteristics of the Al / SiO2 / n-GaN MOS-capacitors. 
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the mobility from 1110 cm
2
/V s to 1180 cm
2
/V s, respectively. An overall current increase of 
31% was confirmed when IDS,max of HEMT-A (60 mA) and MOSHEMT-C (78.6 mA) were 
compared. The drain current was further increased in MOSHEMT-D when 10-nm SiO2 was 
sputtered on top of the 10-nm PECVD-SiO2 layer. One may, therefore, deduce that energetic 
bombardment of the PECVD-SiO2 layer by the sputtered atoms may further weaken the bonding 
between silicon and oxygen atoms, and create oxygen vacancies due to the lower atomic mass of 
O than Si. This may further reduce the density of the PECVD-SiO2 film and increase the tensile 
stress. The maximum drain current for MOSHEMT-D at the gate-source voltage (VGS) of 0 V 
was 95 mA, corresponding to a 58.3% increase as compared with that of HEMT-A. 
Although other researchers previously reported the increase in the drain current when AlGaN 
/ GaN MOSHEMTs were used instead of Schottky gate HEMTs, the increase (at the same gate 
bias) achieved with SiO2 gate-dielectric was typically less than 25%.
29, 49-51
 The present bimodal-
SiO2 structure allows one to utilize low-density PECVD-SiO2 to induce a larger stress in AlGaN, 
thereby producing a higher drain current increment. However, it should be noted that higher 
stress generally leads to higher gate leakage current,
52
 as seen from Fig. 5.7, which shows the 
gate leakage currents of MOSHEMTs with three different kinds of SiO2 layers. The leakage 
current of the sample with 10-nm low-density PECVD-SiO2 was as large as 8.15 × 10
-3 
A/mm at 
a reversed gate bias of -30 V, indicating that there is competing tradeoff between the 
enhancement of drain current and the suppression of gate leakage current. With the bimodal-SiO2 
structure however, since the top sputtered-SiO2 is much more condensed, it can effectively block 
the leakage current; therefore, one has the freedom to adjust the bottom PECVD-SiO2 for strain 
engineering. The net result is an enhanced drain current together with a low leakage current. The 
high quality of the sputtered-SiO2 was confirmed when the 10-nm PECVD-SiO2 was replaced by 
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Fig. 5.7. Gate leakage current as a function of the reversed gate bias for MOSHEMTs  
with three different types of SiO2 layers. 
 
10-nm sputtered-SiO2, which lowered the leakage current by more than three orders of 
magnitude to 2.37 × 10
-6 
A/mm. Finally, when the bimodal-SiO2 (25-nm sputtered-SiO2 / 10-nm 
PECVD-SiO2) were employed, the gate leakage current was further reduced to 4.21 × 10
-9 
A/mm.  
Figure 5.8 shows the IDS–VDS characteristics of thus-fabricated bimodal-SiO2 MOSHEMT 
(MOSHEMT-E). The gate was biased from +1 to −9 V in steps of −1 V. The device was 
completely pinched off at -9 V. The peak drain current and the maximum transconductance 
(gm,max) were over 250 mA/mm at VGS = +1 V and 44 mS/mm at VGS = -4.7 V, respectively. The 
IDS,max and gm,max values of our device are smaller than those of the MOSHEMTs with SiO 2  
49 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5.8. (a) IDS-VDS characteristics and (b) transfer characteristics of the MOSHEMT with 
25-nm sputtered-SiO2 / 20-nm PECVD-SiO2 (MOSHEMT-E). 
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grown by other methods in consideration of the longer gate length, gate-drain distance or thicker 
oxide layer used in this work.
28-30
 The leakage current under high gate bias and its influence on 
the breakdown characteristics were then examined. Figure 5.9(a) shows that even at VGS of -130V, 
the leakage current remained to be as small as 1.7 µA. The low leakage current greatly facilitates 
enhancement of the device breakdown characteristics. Figure 5.9(b) shows the three-terminal 
off-state breakdown voltage, measured by the Tektronix 371 high power curve tracer at VGS =     
-12 V. High breakdown voltage of 634 V was obtained at the gate-drain distance of 6 µm. A 
comprehensive comparison of the breakdown voltages per unit gate-drain distance of the 
MOSHEMTs achieved by various other researchers and this work is presented in Fig. 5.10.
25,53-59
 
The thicknesses of the dielectric layers are also specified in the figure for cross-reference, since 
the direct comparison using the same oxide thickness is difficult. Considering the moderate SiO2 
thickness that we employed, the breakdown voltage per gate-drain distance of 106 V/µm thus 
achieved, to the best of our knowledge, is the highest ever reported for a GaN-based HEMT or 
MOSHEMT, demonstrating the effectiveness of the bimodal-SiO2 deposition scheme for 
breakdown voltage enhancement. 
 
5.5 Conclusions 
High-performance GaN MOSHEMTs with gate-SiO2 processed by RF magnetron sputtering 
have been demonstrated. The routinely occurring reduction in the drain current resulting from the 
sputtering-induced damage was resolved by depositing a PECVD-SiO2 buffer layer prior to 
sputtering. By combining sputtering with PECVD, a bimodal-SiO2 deposition scheme was thus 
developed, making the most of both low-density PECVD-SiO2 and high-density sputtered-SiO2 
for simultaneous improvement of the drain current and the breakdown voltage. Thus-obtained 
51 
 
MOSHEMTs showed improved drain current and reduced gate leakage current, as well as high 
breakdown voltage per gate-drain distance, showing that the bimodal-SiO2 deposition scheme is 
ideally suited to fabricate GaN-based MOSHEMTs for high-power application.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5.9. (a) Gate leakage current characteristics up to VGS of 130 V and (b) the three-terminal 
off-state breakdown characteristic up to VDS of 634 V. 
 
 
 
 
 
52 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5.10. Comparison of breakdown voltages per gate-drain distance  
of MOSHEMTs achieved by different groups. 
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CHAPTER 6  
SPUTTERED-SIO2-MOSHEMT WITH POST-ANNEALING TREATMENT 
 
6.1 Introduction 
In Chapter 5, we demonstrated that a low-density PECVD-SiO2 buffer not only protected the 
epilayer from the ion bombardment, but also increased the drain current by stress-induced-
polarization. However, the enlarged total gate-oxide thickness is undesirable. Figure 6.1 shows 
the small-signal equivalent circuit model of a HEMT,
1
 in which the transconductance (gm) is an 
important parameter. It is a figure-of-merit value that measures the effectiveness of the gate in 
modulating the drain current, and is defined as
2
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gm of a transistor in the saturation region can be further written as 
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where µ is the carrier mobility, W is the gate width, L is the gate length, and Cox is the gate oxide 
capacitance per unit area  
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Therefore, a larger oxide thickness reduces the gate capacitance, which in turn, reduces gm. 
Another important parameter in determining the transistor performance is the unity-current gain 
cutoff frequency (fT), which can be derived from the small-signal model as
3
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where Cgs and Cgd are the capacitances between gate and source / drain. Thus, the gm degradation 
due to the additional PECVD-SiO2 reduces the switching speed of the MOSHEMT.  
 
Fig. 6.1. The small-signal equivalent circuit model of a HEMT. 
 
To solve the problem in this work, we first optimize the RF magnetron sputtering recipe to 
further improve the SiO2 quality, in order to be able to block the same level of gate leakage 
current with thinner sputtered-SiO2. Second, we perform a detailed analysis on the degradation 
of 2DEG density and mobility due to the sputtering damage, and propose a post-annealing 
treatment as an alternative for damage recovery. Since we demonstrate that the post-annealing 
process can be combined with the Ohmic metal annealing, our process might be considered to 
have the lowest thermal energy requirement among all the dielectric deposition techniques. 
Based on these findings, AlGaN / GaN MOSHEMT with reduced sputtered-SiO2 thickness and 
no PECVD-SiO2 buffer layer was fabricated, whose high current and breakdown voltage 
characteristics are presented herein and discussed.
4 
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6.2 High-quality sputtered-SiO2 on GaN 
To examine the breakdown field of the sputtered-SiO2 on GaN, Al / SiO2 / n
+
-GaN MOS-
capacitors were again fabricated. A heavily doped n
+
-GaN epitaxial layer (n = 1.4 × 10
19
 cm
−3
) 
grown on (0001) sapphire substrate by MOCVD was used as the starting material. Then 20 nm 
SiO2 thin films were deposited on the GaN epitaxial layer by RF magnetron sputtering at room 
temperature. The sputtering was carried out at a constant power of 160 W and a total pressure of 
2 mTorr. The target was high-purity SiO2. The sputtering gas was a mixture of argon and oxygen, 
with oxygen ratio, O2 / (O2+Ar), varying from 0% to 40%. The as-deposited SiO2 films were 
thermally annealed at 900 
°
C for 20 s, for which the reason will be discussed later in this chapter. 
Al was deposited by E-beam evaporation as the Ohmic contacts on n
+
-GaN and as the gate 
electrodes on SiO2. The oxide breakdown field was determined from the I-V characteristics of 
the MOS-capacitors. 
Figure 6.2(a) shows the I-V curves of thus-fabricated MOS-capacitors with different oxygen 
ratios, measured at room temperature. The SiO2 film sputtered in pure argon environment suffers 
from severe leakage current, leading to a breakdown field lower than 2 MV/cm, a value similar 
to the previous report.
5
 The poor quality of the sputtered SiO2 mainly results from the defects in 
the film associated with the oxygen vacancies, which may act as the current leakage paths, thus 
lowering the breakdown field. It has been reported that adding oxygen in the sputtering gas can 
improve the oxide quality by introducing oxygen atoms into the film to compensate for the 
oxygen vacancies.
6,7
 As shown in the figure, as the oxygen ratio in the sputtering gas was 
increased up to 30%, the leakage current was gradually suppressed, leading to significant 
enhancement in the oxide breakdown field. The leakage current density predicted by the Fowler-  
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Fig. 6.2.  (a) I-V characteristics of Al / SiO2 / n
+
-GaN MOS-capacitors and (b) breakdown 
field of the sputtered-SiO2 films on n
+
-GaN as a function of oxygen percentage in the 
sputtering gas. 
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Nordheim (FN) tunneling model was plotted in Fig. 6.2(a) for electric fields larger than 8 
MV/cm as
7
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                                              (6.5)                                                                                        
where q is the elementary electric charge, ћ is the reduced Planck’s constant, m* is the effective 
electron mass, and Øox is the barrier height (Øox = 2.56 eV as in the reference).
8
  
 
 
 
 
 
 
 
 
 
 
 
Fig. 6.3.  Schematic illustration of Fowler-Nordheim tunneling. 
 
As illustrated in Fig. 6.3, FN tunneling is the result of quantum tunneling of electrons through 
a triangular potential barrier of the insulator in the presence of a high electric field.
9
 Since 
electrons are free to move through the insulator, it is the dominant conduction mechanism for 
high-quality insulators that are defect-free,
10
 which facilitates monitoring the oxide quality 
achieved under different sputtering conditions. The leakage current for the 30%-oxygen sample 
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touched the boundary set by the FN tunneling, indicating the lowest defect state density achieved 
among all our samples. The decrease in the breakdown field at the higher oxygen ratio is likely 
to be attributable to the reduction of the energy input into the oxide film due to the smaller 
atomic mass of O than Ar, therefore reducing the film density. The oxide breakdown field as a 
function of the oxygen ratio is summarized in Fig. 6.2(b). The largest breakdown field of 9.6 
MV/cm thus obtained, is better than the value achieved in Chapter 5, and is also higher than that 
of the SiO2 films deposited on GaN by other techniques including PECVD,
11
 photo-CVD,
12 
LPD,
13 
and EB evaporation.
14
 Moreover, since the aforementioned techniques generally require 
substrate heating during deposition, the present room-temperature sputtering process is able to 
produce higher-quality SiO2 on GaN with lower thermal cost. 
To confirm the impact of oxygen in the sputtering ambient for oxygen vacancy compensation, 
XPS was employed to examine the stoichiometry of the oxide films under different sputtering 
conditions. For example, the inset of Fig. 6.4 shows the XPS depth profile of the sputtered-SiO2 
on n
+
-GaN with 30% oxygen ratio. Before reaching the interface between SiO2 and n
+
-GaN, the 
depth profile is almost constant with an O / Si ratio equal to 2. The increase of Si components 
along the depth beyond the interface is due to the Si dopants in n
+
-GaN. Using the depth profiles, 
O / Si ratios under different sputtering conditions were extracted and are shown in Fig. 6.4.  
When no oxygen was added during sputtering, the composition of the resulting oxide was about 
SiO1.5, confirming the oxygen deficiency created by the sputtering bombardment. The increase in 
the O / Si ratio with respect to the oxygen percentage exhibits similar behavior as that of the 
oxide breakdown field. The film with 30% oxygen ratio is stoichiometric, and also has the 
optimized energy input by ion bombardment, thus demonstrating the highest breakdown field. 
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Fig. 6.4. The O / Si ratio of the sputtered-SiO2 films on n
+
-GaN under different sputtering 
conditions, with the inset showing XPS depth profile of sputtered-SiO2 on n
+
-GaN using 
30% oxygen percentage in the sputtering gas. 
 
The surface morphology of the films was measured by AFM and is shown in Fig. 6.5. The 
argon-only sputtered-SiO2 has a rough surface with the RMS roughness of 0.873 nm. The RMS 
roughness decreased to 0.580 nm, 0.503 nm, 0.440 nm and 0.505 nm with the oxygen ratio 
increasing from 10% to 40%. The smoother surface indicates film densification due to the 
oxygen mixing.
15
 Figure 6.5(f) summarizes the change in RMS roughness with respect to the 
oxygen percentage.   
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Fig. 6.5. The AFM images of the sputtered-SiO2 films on n
+
-GaN using (a) argon only, (b) 
10% oxygen, (c) 20% oxygen, (d) 30% oxygen, (e) 40% oxygen and (f) RMS roughness of 
the SiO2 film surface with respect to the oxygen percentage in the sputtering gas. 
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6.3 Post-annealing treatment for sputtering damage recovery 
In order to successfully fabricate sputtered-SiO2-MOSHEMT with no buffer layer, the impact 
of sputtering damage on the 2DEG properties needs to be investigated. The template used here is 
consisted of 25 nm Al0.26Ga0.74N barrier, 1 nm AlN interlayer, 25 nm undoped GaN channel, 2.2 
µm semi-insulating GaN and 30 nm LT-GaN buffer, grown on (0001) sapphire substrate by 
MOCVD. The electron concentration (ns) and mobility (µ) were measured by a Hall-effect 
measurement system at room temperature and were 1.08 × 10
13 
cm
-2
 and 1060 cm
2
/V s, 
respectively. After 10 nm SiO2 was deposited on the AlGaN surface with 30% oxygen mixing, 
their values decreased significantly by 25% and 69%. To solve this problem, a post-annealing 
treatment is developed, since it has been proven to be an effective approach to restore the 
epilayer crystallinity and improve the quality of different dielectric / GaN interfaces.
16,17
 
RTA was carried out in N2 ambient with a series of experimental optimization (Fig. 6.6). First, 
it was found that ns was completely recovered when the annealing temperature reached 820 °C, 
and a 21.7% net increase was achieved with the temperature rising to 900 °C, which verifies that 
the thermal annealing treatment can effectively remove the 2DEG depletion resulted from the 
negatively charged surface states created by ion bombardment.
 
When the annealing temperature 
was further raised to 1000 °C, the net improvement in ns dropped a little bit to 20.9%, which 
might be due to the defect generation by slight dissociation of the AlGaN / GaN films at the 
elevated temperature.
18
  
Second, µ decreased by 68.9% after SiO2 sputtering, which could be attributed to the 
increased scattering due to sputtering-induced structural damage. It has been shown that ion-
implantation or ion-bombardment can be employed to create highly resistive GaN film and to 
provide electrical isolation.
19,20
 For example, W. S. Tan et al. reported a 72% decrease in µ of the  
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Fig. 6.6. Change in 2DEG sheet concentration and mobility of Al0.26Ga0.74N / GaN 
heterostructure due to 10-nm-SiO2 sputtering and post-annealing (a) at different annealing 
temperatures and (b) for different annealing durations. 
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2DEG due to low-frequency RF excitation with the impingement energy less than 300 eV.
21 
Therefore in this thesis, annealing temperature higher than 860 °C is needed to restore the initial 
mobility. A small improvement in µ of 5.5% was obtained when the sample was annealed at 
900 °C. Further raise in temperature to 1000 °C resulted in the reduction of µ again, owing to the 
degradation of epilayer crystalline quality and channel interface morphology at such high 
temperature.
22,23 
Table 6.1. Values of the electron concentration (ns) and mobility (µ) 
under different annealing temperatures and durations. 
 
 
 
 
 
 
 
 
Similar argument could be made for the impact of annealing time on the 2DEG properties. 
Both ns and µ increased with the annealing time up to 20 s and degraded again at longer 
durations. The values of ns and µ under different annealing temperatures and durations are 
summarized in Table 6.1. Based on the above systematic investigations, the most ideal annealing 
condition is determined to be 900 
°
C and 20 s. It was found that the optimized post-annealing 
condition coincides with that of Ohmic metal annealing for Ti / Al-based contact scheme, which 
is generally performed at 850 ~ 900 
°
C for 20 ~ 30 s.
24-26
 Therefore, we can combine these two 
steps to save the thermal cost and simplify the MOSHEMT fabrication process. As a result, our 
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process may be considered to have the lowest thermal energy requirement to realize MOSHEMT 
among all the dielectric deposition techniques, which is beneficial for commercial applications.  
 
6.4 MOSHEMT fabrication and characterization  
After all the foundations have been set, sputtered-SiO2 / AlGaN / GaN MOSHEMTs were 
finally fabricated using the same Al0.26Ga0.74N / GaN template. The fabrication process is 
illustrated in Fig. 6.7. MESA isolation and recessed source / drain etching were first performed. 
Following that, 10 nm SiO2 was sputtered at the optimized condition on the template. After 
opening windows in the source and drain regions by Freon-RIE, Ohmic metals were deposited. 
Subsequently, RTA was carried out at 900 
°
C for 20 s for both sputtering damage elimination 
and Ohmic contact formation. Finally, Schottky metal gates were formed. The gate length, width, 
source-to-drain and gate-to-drain distances were 2 µm, 100 µm, 6 µm, and 2 µm, respectively. 
For comparison, conventional AlGaN / GaN HEMTs with exactly the same device structure 
except for the gate oxide were also fabricated using the same template.  
Figure 6.8 shows the measured gate leakage current of the fabricated MOSHEMT and HEMT. 
The leakage current at the reversed gate bias of -30 V of the MOSHEMT (6.85 × 10
-8 
A/mm) is 
more than four orders of magnitude lower than that of the conventional HEMT (1.58 × 10
-3 
A/mm). Figure 6.9 shows the IDS-VDS and transfer characteristics of the MOSHEMT and the 
conventional HEMT. The MOSHEMT swings from the gate bias of +4 V to -7 V, and was 
completely pinched-off at -7 V. The IDS,max and gm,max of the MOSHEMT were 621 mA/mm and 
73.6 mS/mm, while those of the conventional HEMT were 447 mA/mm and 102.7 mS/mm, 
respectively. The three-terminal off-state breakdown voltage of the MOSHEMT, measured at 
VGS = -8 V, was 205 V. Again, the comparison of the breakdown voltages per unit gate-drain 
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Fig. 6.7. Schematics of sputtered-SiO2 / AlGaN / GaN fabrication process: (a) SiO2 film 
sputtering, (b) dry etching of SiO2 to open windows for source and drain Ohmic metals 
deposition, (c) Ohmic contact metals deposition, followed by RTA at 900 
°
C for 20 s in N2,  
(d) Schottky gate metals deposition. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6.8. Gate leakage current as a function of the reversed gate bias for 10-nm-sputtered-
SiO2 / AlGaN / GaN MOSHEMT and AlGaN / GaN HEMT. 
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Fig. 6.9. (a) IDS-VDS characteristics, (b) transfer characteristics of 10-nm-sputtered-SiO2 / 
AlGaN / GaN MOSHEMT and AlGaN / GaN HEMT with 2 µm gate length and 100 µm gate 
width. 
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Fig. 6.10. Updated comparison of breakdown voltages per gate-drain distance  
of MOSHEMTs achieved by different groups. 
 
distance of the MOSHEMTs obtained from various publications is shown in Fig. 6.10.
27-37
 We 
can see that by employing the post-annealing treatment, we have significantly reduced the gate-
oxide thickness, while very much preserving the breakdown characteristics of the MOSHEMT. 
 
6.5 Conclusions 
Sputtered-SiO2, when appropriately post-annealed, was demonstrated to be a suitable gate 
insulator for GaN-based MOSHEMTs. High oxide breakdown field of 9.6 MV/cm was achieved 
via room-temperature deposition by adding 30% oxygen in the sputtering gas. Reduction in the 
2DEG density and mobility of the AlGaN / GaN heterostructure due to the bombardment damage 
was effectively removed by the optimized post-annealing treatment, which can be performed 
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simultaneously with the Ohmic contacts annealing to avoid any additional processing step or 
thermal cost. Thus-fabricated MOSHEMT with 2 µm gate-drain distance exhibited a low leakage 
current density of 6.85 × 10
-8 
A/mm, a high saturation drain current density of 621 mA/mm and a 
large breakdown voltage of 205 V, showing that sputtered-SiO2 is ideally suited to fabricate 
GaN-based MOSHEMTs for high-power applications.   
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CHAPTER 7  
ENHANCEMENT-MODE MOSHEMT WITH BIMODAL-GATE-OXIDE 
 
7.1 Introduction 
The existence of polarization-induced 2DEG channel leads to intrinsic depletion-mode (D-
mode) operation for AlGaN / GaN HEMTs. However, from the application standpoint, 
enhancement-mode (E-mode) transistors are more desirable for circuit simplification and low 
standby power dissipation. Besides, the lack of high-quality GaN p-FETs makes the direct-
coupled FET logic (DCFL) consisting monolithically integrated E / D-HEMTs the most practical 
circuit scheme for GaN-based digital ICs.
1
 Figure 7.1 shows the DCFL circuit configuration, 
which comprises a D-mode FET as the load and an E-mode FET as the driver. The fan-out 
transistor is modeled as a Schottky diode.
2
 When the input is HIGH, the driver turns on and pulls 
down the output to low voltage (VOL). VOL is determined by the load line method where the driver 
takes on the same current value as the load. With input LOW, the driver turns off and the load 
pulls up the output to high voltage (VOH), which is determined by the load lines between the load 
and the Schottky diode. Therefore, one can conclude that the integrated E / D-HEMTs are the 
core for DCFL.  
When the barrier layer is considered to be undoped as for many practical AlGaN / GaN 
HEMT structures, the threshold voltage (Vth) can be expressed as
3
 
 // totalCBth dPeEV                                                   (7.1) 
where B is the Schottky barrier height (SBH), CE  is the conduction band discontinuity at the 
heterojunction, e is the elementary charge, Ptotal is the total polarization charge and Ɛ is the  
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Fig. 7.1. The circuit configuration of a direct-coupled FET logic. 
 
dielectric constant, and d is the barrier layer thickness. Equation 7.1 provides us with three ways 
to control Vth. First, we can choose Schottky gate metals with higher work functions to increase 
the SBH. Table 7.1 exhibits the work functions of selected metals and their SBHs on GaN.
4,5
 By 
using Pt-gate instead of Ni-gate, N. Miura et al. achieved a 0.6 V increase in Vth.
6
 However, the 
choice of suitable metals is quite limited, and its impact on Vth shift is not significant. Second, we 
can decrease the conduction band discontinuity between AlGaN and GaN by reducing the Al 
composition in the barrier layer. Y. F. Zhang et al. demonstrated that for AlGaN barriers with 
30%, 20%, and 10% Al contents, Vth of the resulting HEMTs were -3.6, -2.4, and -1.2 V, 
respectively.
7
 However, due to the weaker piezoelectric polarization and quantum confinement, 
the reduced 2DEG density results in a low current level therefore a high channel resistance. 
Moreover, the value of Vth has to be determined before the device fabrication, and cannot be 
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Table 7.1. The work functions of selected metals and their Schottky barrier heights on GaN. 
 
 
 
 
 
 
 
 
 
 
changed after the epilayers are grown. Therefore, the most popular and efficient method is to 
reduce the barrier layer thickness under the gate. Since one is allowed to selectively reduce the 
2DEG density only in the gate region, the sheet resistance in the source and drain regions 
remains to be small. The flexibility of changing Vth during device fabrication also provides us 
with more freedom for different circuit designs and applications, such as the above-mentioned 
monolithically integrated E / D-HEMTs.  
The selective thinning of the AlGaN layer can be realized by ICP dry etching, resulting in a 
recessed-gate structure. With a deep-enough gate-recess etching, the 2DEG can be completely 
depleted at zero gate bias and E-mode HEMTs are formed.
8-11
 However, the uniformity in the 
recess-etching depth, and consequently the uniformity in Vth, is poor. And the low etching 
selectivity between nitride-based materials causes significant subsurface damage.
12
 Post-etching 
thermal annealing at 700 ºC was found to be able to repair the damages.
9,10
 But such high 
temperature is not compatible with the Schottky gate metals. As a result, the gate electrode 
Metal ΦM (V) SBH (V) 
Al 4.28 0.17 
Ti 4.33 0.22 
W 4.50 0.39 
Ni 5.15 1.04 
Au 5.10 0.99 
Ta 4.25 0.14 
Pd 5.12 1.01 
Ir 5.62 1.51 
Pt 5.65 1.54 
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deposition and the gate-recess etching cannot be performed in a self-aligned manner, which may 
increase Ron and reduce gm.   
Recently, a fluoride-based plasma treatment has been reported as an alternative.
13-15
 After the 
gate pattern is defined by photolithography, the sample is exposed to Tetrafluoromethane (CF4) 
or Trifluoromethane (CHF3) plasma to implant fluorine ions in the AlGaN barrier layer under the 
gate. This process is similar to the plasma-immersion ion implantation,
16-18
 a technique to realize 
ultra-shallow p-n junctions in silicon technology. Due to the strong electronegativity, the 
incorporated fluorine ions (F
-
) under the gate act as immobile negative charges that can deplete 
the 2DEG and positively shift Vth (Fig. 7.2).
19
 This is equivalent to a reduction in the barrier 
thickness. Studies using deep-level transient spectroscopy and persistent photoconductivity 
measurements have shown that the F
−
 ions incorporated in the AlGaN barrier could introduce 
deep-level acceptor-like states that are about 1.85 eV below the conduction-band minimum.
20,21
 
Compared with the recessed-gate technique, this approach is more reliable since it induces less 
 
Fig. 7.2. Cross-section of an AlGaN / GaN HEMT with immobile  
negative charges incorporated under the gate. 
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surface damage. And because of that, post-annealing at a gate-electrode-compatible temperature 
of 450 ºC is able to recover the plasma-induced damage, making the plasma treatment and the 
gate-metal formation self-aligned in nature. As a consequence, better device performances than 
the recessed-gate HEMTs have been demonstrated.  
Nevertheless, E-mode HEMT with comparable performance as the D-mode counterpart has 
yet to be achieved. Ideally, we want all the F
- 
ions to reside in the AlGaN barrier. In reality, 
however, due to the strong channeling effect for the F ions in GaN wurtzite lattice structure,
21
 as 
well as the non-uniformity in F
- 
ion energy distribution, there is a high chance for some F ions to 
be deeply implanted into the 2DEG channel, which degrade the electron mobility by impurity 
scattering. Generally, when converting from D-mode to E-mode, IDS,max drops by more than 40%. 
In this study, an Al2O3 layer deposited by atomic layer deposition (ALD) is utilized as the energy 
barrier to prevent deep implantation of F
- 
ions. The gate leakage problem caused by plasma 
damage to the Al2O3 layer is observed, and a new type of bimodal gate-oxide structure 
employing the sputtered-SiO2 developed in Chapters 5 and 6 is proposed to solve this problem. 
Compared with the reference sample, thus-fabricated bimodal-gate-oxide MOSHEMT 
demonstrated large shift in Vth but small degradation in IDS,max. 
 
7.2 Experimental procedures 
AlGaN / GaN HEMT epitaxial structure [16 nm Al0.23Ga0.77N / 2 µm semi-insulating GaN / 
30 nm low-temperature GaN buffer on (0001) Al2O3 substrate] was used as the starting material. 
For this study, we use thinner AlGaN barrier than before, which facilitates the achievement of E-
mode operation. The theoretical Vth is calculated to be -1.6 V by using Eq. 7.1 with the following 
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parameters: B =1.24 eV,
4
 CE =0.2 eV,
22
 d =16 nm, and totalP = 8.8 × 10
12
 cm
-2
. The dielectric 
constant can be expressed as
23
  
 GaNAlNNGaAl xxxx  )1(1                                               (7.2) 
where AlN = 8.5 and GaN = 10.
24
 Therefore, for Al content of 23%, the dielectric constant of the 
barrier is determined to be 9.65.  
 The MESA isolation, recessed source / drain, and Ohmic contacts were formed as usual. 
Then, a thin Al2O3 film was deposited on the epilayer by ALD at 300 °C. Trimethylaluminum 
(TMA) was used as a source of aluminum, and H2O vapor was used as a source of oxidant. After 
that, the gate window was opened by photolithography and CF4 plasma treatment was carried out 
in a RIE chamber. Because of the photoresist protection, F
-
 ions were only implanted under the 
gate, which is very important in order to reduce the access resistance. Subsequently, the gate 
metals were deposited in a self-aligned manner. For some samples, before gate metal formation, 
10-nm-SiO2 was deposited in the gate region by RF magnetron sputtering at room temperature. 
Finally, post-annealing was conducted at 450 ºC for 10 min to recover the plasma damage. The 
temperature was chosen as the upper limit at which Ni-Au Schottky metals are compatible with, 
in order to maximize the damage recovery effect. As seen from Fig. 7.3, no morphology 
degradation of the metal electrodes was observed after annealing.  
 
 
 
 
Fig. 7.3. Optical images of the MOSHEMT before and after annealing at 450 ºC for 10 min. 
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7.3 ALD-Al2O3-MOSHEMT 
The MOSHEMT characteristics like IDS,max and Vth strongly depend on different processing 
parameters. As shown by the transfer characteristics in Fig. 7.4(a), as the plasma pressure 
decreased from 300 mTorr to 3 mTorr, higher bombardment energy of F
-
 ions led to a larger 
implantation depth. Therefore, the stronger depletion effect positively shifted Vth. On the other 
hand, gradual degradation in IDS,max was also observed as a consequence of more impurity 
scattering. The influence of Al2O3 film thickness on the transfer characteristics is shown in Fig. 
7.4(b). As the film thickness decreased from 13 nm to 10 nm, the F
-
 ions were closer to the 
2DEG, which positively shifted Vth by stronger depletion. However, a back shift in Vth occurred 
when further reducing the film thickness to 9 nm. It has been reported that MOSHEMT 
structures experience an increase in 2DEG concentration with thinner Al2O3 layer,
25,26
 which is 
mainly attributable to the reduction of fixed negative charges inside the oxide.
27-29
 Therefore, a 
more negative gate bias is required to completely deplete the 2DEG. The tradeoffs of device 
performance with respect to different experimental conditions were thoroughly investigated until 
a recipe for optimization was established. 
Figure 7.5 shows the schematic illustrations of the fabricated conventional HEMT and ALD-
Al2O3-MOSHEMT and their respective IDS-VDS curves. We can see that the pinch-off voltage (Vp) 
was pushed from -3 V in the former to 0 V in the latter. The Vp presented here should not be 
confused with the drain pinch-off voltage in a MOSFET. Meanwhile, compared with IDS,max of 
503 mA/mm for the conventional HEMT, high drain current of 460 mA/mm could still be 
achieved for the MOSHEMT at VGS of 4 V. The small degradation in the drain current verifies 
the effectiveness of Al2O3 layer as the energy barrier to stop the F
-
 ions thus preserving the 
2DEG electron mobility.   
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Fig. 7.4. Transfer characteristics of Al2O3 / AlGaN / GaN MOSHEMTs with (a) different 
plasma pressures and (b) different Al2O3 thicknesses.  
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Fig. 7.5. The schematic illustrations and IDS-VDS curves of (a) conventional D-mode HEMT 
and (b) E-mode MOSHEMT with ALD-Al2O3 layer and F
-
 ions incorporation. 
 
SIMS was conducted to provide direct evidence of the F
-
 ion distribution. The samples were 
subjected to post-annealing at different temperatures for 10 min. Figure 7.6(a) confirms that the 
F
-
 ions were mainly accumulated in the top 5 nm of the Al2O3 layer. As a consequence, the 
concentration was dramatically reduced from 10
5
 counts at the surface to 10
3
 counts at the 2DEG. 
By comparison, previous results showed that when no Al2O3 buffer layer was used, the F
-
 ion 
concentration remained as high as 10
4
 counts when reaching the 2DEG [Fig. 7.6(b)].
19
 The one 
order of magnitude lower F
-
 ion density results in much less impurity scattering hence improving 
the 2DEG properties. Besides, the implanted F
-
 ions demonstrated good thermal stability up to 
700 ºC. People have investigated the F
-
 ion diffusion mechanism in AlGaN by molecular 
dynamics simulation, and have demonstrated that it is difficult for the F
-
 ions to diffuse in the 
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AlGaN crystal without the help of substitutional vacancies, since the diffusion through adjacent 
interstitial sites requires significant activation energy to overcome the potential barrier.
30,31
 
Similar conclusions can be drawn for the F
-
 ion diffusion in Al2O3. Due to the high quality of 
Al2O3 deposited by ALD, as well as the further removal of the oxide vacancies by thermal 
annealing, the vacancy-assisted diffusion is suppressed. Therefore, the F
-
 ions can reach good 
thermal stability in Al2O3, rendering the efficacy of thus-fabricated E-mode MOSHEMTs for 
high-temperature applications.   
 
 
Fig. 7.6. SIMS measurements of the Fluorine ion distributions after CF4 plasma treatment 
and post-annealing at different temperatures for 10 min  in (a) Al2O3 / AlGaN / GaN 
heterostructure as in our work and (b) AlGaN / GaN heterostructure as in the reference.
19
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7.4 Bimodal-gate-oxide-MOSHEMT 
However, one problem of the Al2O3-MOSHEMT is that, when the gate was biased beyond 2 
V, significant leakage current occurred [Fig. 7.5(b)]. The gate leakage problem is confirmed in 
Fig. 7.7. After Al2O3 deposition, Igs was reduced by more than an order of magnitude. However, 
the subsequent plasma treatment generated defects in the oxide, which acted as the current 
leakage paths and almost restored Igs. 
 
 
 
 
 
 
 
 
Fig. 7.7. The gate leakage currents for conventional HEMT, MOSHEMT with Al2O3 layer, 
and MOSHEMT with Al2O3 layer and CF4 plasma treatment.   
 
To solve this problem, a sputtered-SiO2 layer was added before gate metal deposition, thus 
creating a new bimodal-gate-oxide scheme. The new fabrication procedures are illustrated in Fig. 
7.8. There are three advantages of using this structure. First, Chapters 5 and 6 have proven that 
the highly condensed sputtered-SiO2 is very effective in blocking the gate leakage current. And 
since the SiO2 layer is deposited after the plasma treatment, it is not subject to 
plasma damage. Second, since the SiO2 layer can be sputtered at room temperature, the same  
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Fig. 7.8. Schematic illustrations of the fabrication procedures for E-mode MOSHEMT  
with the bimodal gate-oxide structure. 
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photolithography step for plasma treatment can be used to pattern SiO2, fulfilling the goal of a 
self-aligned process. Thirdly, similar to the previous bimodal gate-SiO2 structure, the Al2O3 layer 
can serve as the buffer to prevent the sputtering damage. It has been confirmed by Hall 
measurements that after SiO2 sputtering on the Al2O3 / AlGaN / GaN template, no degradation in 
the 2DEG properties was found. 
Figure 7.9(a) shows the IDS-VDS curves of the new bimodal-gate-oxide-MOSHEMT. The drain 
voltage sweep was from 0 to +10 V with a 0.4 V step and the gate was biased from +5 to 0 V in 
steps of −1 V. The device was completely pinched-off at 0 V, and no leakage current was 
observed when Vgs was increased up to 5 V. Figure 7.9(b) compares the transfer characteristics of 
the conventional D-mode HEMT and the E-mode bimodal-oxide-MOSHEMT. IDS,max and gm,max 
of the MOSHEMT were 462 mA / mm and 113 mS / mm, while those of the conventional 
HEMT were 503 mA / mm and 150 mS / mm, respectively. The small IDS,max degradation of 8%, 
when converting from D-mode to E-mode, is a better result than what people previously reported 
in literature.
13,14,32-41
 Defining Vth as the gate voltage at which the linear extrapolation of IDS 
intercepts with the VGS axis, the values were extracted from Fig. 7.9(b) and were -1.67 V for D-
mode HEMT and 0.89 V for E-mode MOSHEMT. It should be noted that our samples showed 
large discrepancy between the threshold voltage and the pinch-off voltage. The D-mode HEMT, 
for example, had Vth of -1.67 V and Vp of -3V. From the IDS-VGS curve, we can see that the 
HEMT exhibited large subthreshold swing (SS), which is generally an indication of the high trap 
density on the epilayer surface.
42,43
 Since the epitaxial structure provided for this study has not 
been optimized, there is room for improvement in device performance if substrates of higher 
quality can be obtained. Smaller SS of the MOSHEMT was observed (Vth = 0.89 V and Vp = 0 V), 
which is attributable to the passivation of the surface defects by Al2O3.  
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Fig. 7.9. (a) The IDS-VDS curves of the bimodal-oxide-MOSHEMT, and (b) the transfer 
characteristics of the conventional D-mode HEMT and the new E-mode MOSHEMT.   
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Fig. 7.10. SIMS measurements of the Fluorine ion distributions  
before and after SiO2 sputtering. 
 
SIMS was again conducted to examine the influence of the SiO2 sputtering process on the F
-
 
ion distribution (Fig. 7.10). Both samples were thermal annealed at 450 ºC for 10 min before the 
SIMS measurement. It was found that adding sputtered-SiO2 did not alter the F
-
 ions distribution 
within the Al2O3 / AlGaN / GaN layers. However, the concentration peak was shifted about 1.5 
nm into the SiO2 layer. To find the reason for that, XPS was conducted to provide information 
about the chemical compositions in the Al2O3 layer. Figure 7.11 shows the evolution of Al 2p 
core-level spectra for the as-deposited Al2O3, after plasma treatment, and after thermal annealing. 
For the as-deposited Al2O3 layer, the peak located at 74.5 eV agrees well with the reported 
binding energy of Al-O bonds.
44,45
 After the CF4 plasma treatment, an extra peak was observed. 
By decomposing the envelope using curve fitting, the peak location is found to be at 76.5 eV, 
which corresponds to the Al-F bonds of AlF3.
46
 The appearance of AlF3 indicates a fluorinated 
surface where the F
-
 ions induced sp
2
 hybridization with Al to form AlF3.
47
 However, AlF3 is  
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Fig. 7.11. XPS measurements showing the evolution of Al 2p core-level spectra for (a) the 
as-deposited Al2O3, (b) after plasma treatment, and (c) after thermal annealing. 
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unstable, which disappeared after thermal annealing at 450 ºC for 10 min. Such a result is 
consistent with the reported poor thermal stability of AlF3 above 300 ºC.
48
 Therefore, when the 
SiO2 capping layer was added on Al2O3, part of the F atoms from the decomposed AlF3 would 
diffuse into SiO2, which explains the concentration shift in Fig. 7.10. The remaining F atoms 
would fill the interstitial sites in Al2O3 and exhibit good thermal stability afterwards, due to the 
lack of vacancy-assisted diffusion. This is why annealing temperature higher than 700 ºC is 
required to significantly alter the depth profile of F
-
 ions, as previously demonstrated in Fig. 7.6.  
 
7.5 Conclusions 
By combining CF4 plasma treatment with bimodal-gate-oxide scheme, high-performance 
GaN-based E-mode MOSHEMT has been demonstrated. ALD-Al2O3 acted as the energy barrier 
to prevent deep F
-
 ion implantation into the 2DEG, therefore preserving the electron mobility and 
improving the drain current. The gate leakage problem caused by plasma-induced damage to the 
Al2O3 layer was solved by further adding the highly condensed sputtered-gate-SiO2 in a self-
aligned manner. Thus-obtained MOSHEMT exhibited Vth of 0.89 V, gate swing of 5 V, and 
IDS,max of 462 mA/mm, demonstrating that the bimodal-gate-oxide scheme is ideally suited for 
fabricating GaN-based MOSHEMTs for E-mode operation.  
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CHAPTER 8  
FLEXIBLE HYBRID INDUCTOR-CAPACITOR FILTER 
 
8.1 Motivation 
One of the most important applications of GaN-based transistors is the DC-DC converter, 
which is a device that transfers energy between two DC circuits operating at different voltage or 
current levels. The output is controlled by the duty cycle applied to the switching devices. High 
frequency operation can reduce the response time and the reactive element sizes, but there is also 
a tradeoff between high switching frequency and loss of power efficiency. The simultaneously 
high switching speed, high breakdown voltage and low on-resistance make GaN-based HEMTs 
or MOSHEMTs the most ideal candidate for power converters.
1,2
 The thesis so far has been 
focused on the switching devices. However, for DC-DC converters, the passive components like 
capacitors and inductors also play an important role. In this chapter, we propose a hybrid 
inductor-capacitor (LC) filter that can effectively reduce the overall footprint of the passive 
components. This is highly desired since in a typical electronic circuit, 80% of the components 
are passives, which take up more than 50% of the circuit area.
3,4
 We go one step further to 
develop a novel approach to realize the above filter in flexible form. Flexible electronics based 
on carbon nanotube, silicon or III-V materials are attracting increase interest. Since flexible GaN 
HEMT has already been demonstrated,
5
 the current work will set a good foundation to finally 
realize flexible GaN-based DC-DC converters, which will find applications where power, 
conformability, and lightweight are needed, including satellites, automotives, secure networks, 
and defense systems. 
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8.2 Transfer printing for flexible electronics 
Flexible microelectronics and integrated circuits have important applications in paperlike 
displays, conformable skin sensors, and many other smart systems. Of all the innovative 
processing technologies reported to date to realize flexible electronics, transfer printing has been 
most extensively explored as a simple and high-volume approach, which uses wet etching to 
remove the sacrificial layers and then transfer the free-standing functional layers from the mother 
wafer to nearly any type of flexible substrate.
6-8
 The most prominent example is the flexible thin-
film transistor (TFT), where silicon nano-ribbons are released from a silicon-on-insulator (SOI) 
wafer via concentrated hydrofluoric (HF) acid etching and printed onto a polymer substrate. The 
device fabrication process is then conducted, such as metal deposition and other related steps at 
temperatures compatible with the polymer.
9
 In a second and conceptually different approach, the 
entire fabrication process, including the high-temperature steps like the dopant diffusion, is 
implemented on the mother wafer, then the fully-fabricated devices are transferred onto a 
flexible substrate.
8
 Although many important devices can be achieved with these two schemes, 
the ones that incorporate high-quality functional insulators, such as SiO2 by thermal oxidation for 
gate isolation or Si3N4 by low-pressure CVD for surface passivation, are impossible to achieve 
using the first approach due to the temperature constraint. As a result, low-temperature 
deposition techniques, such as E-beam evaporation below 120 ºC, have to be used instead,
9
 
which reduce the insulator quality and increase the interface state density between the insulator 
and the semiconductor. For the second approach, the functional insulators deposited on the 
mother wafer are subjected to HF etching during device releasing and thus can easily be 
damaged, and the device performance may be degraded as well. Although the use of photoresist 
soft mask or Cr / Au hard mask has been proposed,
10,11
 the former suffers from reliability 
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problem since it tends to peel off after a few minutes of etching,
12
 while the latter increases the 
fabrication complexity and material cost. In this study, we propose using a pre-etched SOI wafer 
with selectively patterned semi-stable Si-supporting membranes to facilitate both the device 
fabrication and the transfer process. As an important consequence, high-quality insulator 
deposited at high temperature is not subjected to HF etching. The fabrication of flexible hybrid 
LC filters, which have large area of functional insulator in the structure, is demonstrated as a 
proof of concept. The dynamic characteristics and mechanical stability of the flexible LC filters 
are also evaluated.
 13 
 
8.3 Device fabrication 
Creating the semi-stable Si-supporting membranes is a critically important step in the 
fabrication [Fig. 8.1(a)]. The starting material was an SOI wafer with 350 nm Si template layer 
and 1000 nm buried SiO2 (BOX). Photolithography and Freon-RIE were first used to define the 
etch holes through the top Si and BOX layers, followed by immersing the wafer in 49% HF to 
undercut the BOX. The pattern of etch holes, highlighted in Fig. 8.1(b), was designed for 
selective etching of SiO2 in order to define the regions where the LC filters will subsequently be 
built on. The space between the etch holes also served as the anchors to tether the released Si 
membranes to the mother wafer. The precise control of the etching time is important. If the 
etching is not sufficient, the residual SiO2 under the device regions will hinder the subsequent 
transfer printing. However, excessive etching should also be avoided, since the peripheral SiO2 
outside the device regions needs to remain as connections between the Si template and the 
mother wafer. Figure 8.1(b) shows that 40 minutes of etching is able to selectively create the 
device regions, roughly 360 µm × 360 µm in dimension, free of the underlying SiO2. 
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Fig. 8.1. (a) Schematics and (b) optical images of the etching profiles to create the semi-
stable Si-supporting membranes, (c) cross-sectional SEM images at the edge where etching 
was terminated showing the hydrophobic bonding between the Si membrane and the 
substrate, and (d) AFM images at the same location showing the depth profile with step 
height of 1.055 µm. 
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More importantly, it was found that the top Si layer was pulled toward the substrate by 
hydrophobic attraction during etching, and was bonded to the substrate where SiO2 was removed. 
Since the dangling bonds on the Si surface are mainly terminated by hydrogen and fluorine 
during HF etching, the polarized Si-H and Si-F bonds lead to dipole-dipole attraction between 
the two Si surfaces.
14
 This spontaneous in situ bonding is essential for the formation of semi-
stable Si supporting membranes, since the interfacial van der Waals force, as will be 
demonstrated later, is strong enough to keep the Si membranes immovable during various device 
fabrication steps, but is also weak enough to allow their release by adhesive stamp for transfer 
printing. Cross-sectional SEM images [Fig. 8.1(c)] were taken at the edge where etching was 
terminated. They clearly show that as the wafer was dried upon removal from the etching bath, 
the Si membrane slumped and laid itself on the substrate. AFM images were taken at the same 
location [Fig. 8.1(d)] to probe the depth profile. The step height was measured to be 1.055 µm, 
consistent with the BOX layer thickness of 1 µm.  
It should be noted that concentrated HF etching generally roughens the Si surface, which 
increases the surface fluorine concentration up to 2.6 × 10
14
 atoms/cm
2
 (0.38 F atoms per Si) thus 
enhancing the bondability,
15
 since Si-F bonds are preferred to locate at chemically reactive sites 
such as atomic steps and surface defects.
16
 On the other hand, unlike the hydrophilic Si bonding, 
no interfacial SiO2 is formed when subjected to high temperature annealing. Instead, hydrogen 
desorbs from Si-H bonds to generate a large density of bubbles at the interface, similar to the 
effect of H-implantation induced layer splitting in the fabrication of SOI wafers.
17
 In addition, 
Si-F bonds are stable up to 2000 ºC annealing.
15
 Therefore, the roughening of Si surface and the 
formation of bubbles, together with the stability of Si-F bonds, prevent substantial increase in the 
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interface binding energy by Si-Si covalent bonds formed during high-temperature processes in 
the device fabrication, facilitating the subsequent release and transfer of the Si membranes. 
Figure 8.2 illustrates the procedures to fabricate then transfer the hybrid LC filters onto the 
elastomeric substrate. Two metal layers, each consisting of 5 nm Ti and 75 nm Au, were 
deposited by E-beam evaporation on the Si membranes and patterned using the standard 
photolithography and lift-off method. The rectangular layer is the bottom plate of the capacitor, 
and the spiral layer serves as both the inductor and the top plate of the capacitor. In between, 
180-nm-thick Si3N4 was deposited by PECVD at 300 ºC as the insulator [Fig. 8.2(a)]. It was 
found that the Si membranes were firmly attached to the substrate during various steps of 
photolithography and material deposition. Accurate alignment of different layers was achieved 
over the entire sample area of 0.8 cm
2
, which is only limited by the size of the photolithography 
mask. The van der Waals force between the Si membranes and the substrate, together with the 
anchors formed by the etch holes, made the Si membranes retain their positional and 
orientational orders during the entire device fabrication process. Then, a flat elastomeric 
substrate, polydimethylsiloxane (PDMS), was brought into conformal contact with the wafer. 
The LC filters and the Si membranes were peeled off from the mother wafer with an average 
transfer yield of about 90% [Fig. 8.2(b)]. The residual Si was then etched by Freon-RIE. To 
facilitate the test of dynamic response of the LC filters to mechanical stress, a more adhesive 
PDMS slab, activated by ultraviolet (UV) exposure, was used to flip the sample over [Fig. 
8.2(c)]. UV radiation creates ozone proximal to the PDMS surface and promotes a strong 
chemical bonding between PDMS and various inorganic surfaces.
8
 The yield of second transfer 
was about 60%. It may be improved by employing spin-coated liquid prepolymer as the adhesive 
layer,
 
which can be fully cured after the contact to generate higher level of tackiness.
6
 The 
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Fig. 8.2. Schematic illustrations and optical images demonstrating the procedures to fabricate 
the hybrid LC filter and transfer it to the elastomeric PDMS substrate. 
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fabrication process was completed by peeling off the first PDMS slab and etching away Si3N4 
not covered by the top metal layer using Freon-RIE. 
 
8.4 Dynamic characteristics and mechanical stability 
Dynamic response of the hybrid LC filters was investigated by applying uniaxial 
compressive stress to the PDMS substrate. Figure 8.3 shows the change of capacitance and 
inductance as a function of the induced strain, which was determined by the measured end-to-
end dimensional changes of the PDMS substrate.
7
 Both the capacitance and inductance at the 
unperturbed state were uniform over the sample within 4%, confirming the fabrication reliability 
via the pre-etched SOI substrate. The capacitance stayed almost constant under modest strains, 
since the deformation of the sandwiched metal-insulator-metal (MIM) layers to the strain is 
correlated in such a manner that both the capacitor area and the separation between the two 
plates remain relatively unchanged. The dotted line in Fig. 8.3(a) represents the calculated 
capacitance [C = ε0 × εr × A / d, where the relative permittivity (εr) for PECVD-Si3N4 is 7,
18
 the 
capacitor area (A) is 12800 µm
2
, and the thickness of the capacitor dielectric (d) is 180 nm]. The 
6% difference between the calculated and measured values might be due to the small 
contribution from the fringing capacitance. The large reduction in capacitance under highly 
strained conditions was caused by the local delamination of the films that significantly enlarged 
the separation between the capacitor plates. The occurrence of delamination will be illustrated 
later. On the other hand, 9% reduction in inductance was found at 20% strain [Fig. 8.3(b)]. Due 
to the spiral inductor configuration used in this study, the current flow directions in the adjacent 
wire segments were opposite to each other. Therefore, the sum of mutual inductance between all  
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Fig. 8.3. The change of (a) capacitance and (b) inductance as a function of  
uniaxial compressive strain induced on the PDMS substrate. 
 
possible wire pairs was negative. The applied stress shortened the distance between adjacent 
wires in the axial direction and enhanced the mutual inductance, giving rise to a net reduction in 
the total inductance. To confirm the variation of inductance with respect to the strain, FastHenry 
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was used to numerically calculate the inductance at each strain level. This is a finite element tool 
that is capable of computing self and mutual inductances of arbitrary 3D conductive structures in 
a magneto-quasistatic approximation.
19
 The calculated values were in good quantitative 
agreement with the measurements. Nevertheless, the measured inductance decreased at a slower 
rate than the calculation. In FastHenry modeling, only the distances between wire segments 
along the direction of the applied stress were changed. In reality, however, due to the Poisson’s 
effect, the deformation between wire pairs in the transverse direction should also be taken into 
consideration. The transverse tensile strain might counteract some of the axial compressive strain 
and reduce the decreasing rate. The irregular local delamination that occurred at 25% strain 
caused higher non-uniformity and increased the inductance value due to the weakening of wire 
coupling that reduced the mutual inductance.  
  The mechanical reliability of the flexible LC filters was then tested. Figure 8.4(a) shows 
the optical images of one segment of the device that exhibited wavy behavior in response to the 
strain. The red bars highlight the trough positions of the waves. Such wavy configuration can be 
examined using the nonlinear analysis of a high-modulus thin layer on a low-modulus substrate
7 
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where c is the critical strain for buckling, applied is the applied compressive strain, h is the 
thickness of the high-modulus layer, E is the Young’s modulus and   is the Poisson’s ratio. 
Literature values for the mechanical properties of PDMS can be readily applied (EPDMS = 2 MPa,  
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Fig. 8.4 (a) The optical images of one segment of the LC filter that exhibited wavy behavior 
in response to the strain, (b) the measured and calculated wavelength as a function of the 
compressive strain, and (c) SEM image of the sample segment showing local delamination of 
the top metal and Si3N4 layers after releasing from the 30% strain. 
 
PDMS  = 0.48).
7
 For MIM multi-layers of the LC segment, the effective Young’s modulus and 
Poisson’s ratio can be approximated using the linear rule of mixtures for composite materials20,21 
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where Vf is the volume fraction of metals in the multi-layers (Vf = 47.06% based on the 
thicknesses of the metal and Si3N4 layers), E and   denote the mechanical properties of Au and 
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Si3N4 (EAu = 55 GPa, 
43NSi
E = 280 GPa, Au = 0.44,  43 NSi = 0.2).
22,23
 Since the thickness of Au is 
much greater than that of Ti, the parameters of Au were used to represent the metal layers to 
simplify the calculation. The subscripts here refer to the upper bounds and lower bounds of E 
and   determined by Voigt model and Reuss-Angew model, respectively, which provide a 
useful guideline to estimate the envelopes of the effective modulus and the Poisson’s ratio. Using 
Eqs. 8.1-8.6, the maximum and minimum wavelengths of the wavy configuration in response to 
the strain were calculated, and the measured values (with 10% variation) are consistent with the 
computed margins for strains less than 20% [Fig. 8.4(b)]. Beyond the 20% strain, local 
delamination began to appear due to the accumulated stress at the unstable adhesion sites. As 
shown in the last picture of Fig. 8.4(a), the defocused segment profile indicates detachment of 
the top layers from the substrate. As a result, the bottom metal layer was free to exhibit its own 
wavy behavior with much smaller wavelength. The calculated wavelength for an 80-nm-thick Au 
membrane on PDMS at 30% strain is 7.3 µm, which is in good agreement with the average 
measured value of 7.6 µm. The SEM image in Fig. 8.4(c) was taken when the sample was 
released from the 30% strain. The delamination due to the residual stress in PDMS is evident, 
and a close examination reveals that both the top metal and the Si3N4 layers were locally 
separated from the substrate. 
 
8.5 Suggested future work for circuit integration of DC-DC converter  
A simple step-down (bulk) DC-DC converter is considered as the starting point. Figure 8.5 
shows the circuit diagram of the bulk converter incorporating E-mode GaN-MOSHEMT and 
flexible hybrid LC filter. For the circuit design, different parameters like the switching frequency, 
duty cycle, inductance, capacitance, and the load values determine the output characteristics. 
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Fig. 8.5. Circuit configuration of the bulk converter incorporating  
E-mode GaN-MOSHEMT and flexible hybrid LC filter. 
 
First, for high power bulk converters incorporating GaN-based HEMTs, the switching frequency 
is generally targeted at several MHz. A previous study from our group demonstrated a bulk 
converter working at 4 MHz by using HEMT of the same dimension as in this study.
24
 The duty 
cycle (D) and the load resistance (Rload) depend on specific applications. Here, we take the same 
values of D (0.6) and Rload (68 Ω) as in the previous study. Given these three parameters, the 
main task in the circuit design is to determine the inductance and capacitance of the reactive 
elements. The primary criterion for selecting the inductor is to make sure that the inductance is 
large enough to keep the converter in the continuous current mode operation (CCM) under all 
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line and load conditions, which is desired for high-power converters. The minimum inductance 
that guarantees CCM operation can be calculated as
25
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For the capacitor, its main function is to reduce the output voltage ripple by supplying power to 
the load. Assuming a voltage ripple of 10%, the capacitance can be calculated as
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Moreover, due to parasitics in the circuit and the desire to operate well away from the 
discontinuous mode, higher values of L and C are needed.   
The L (~4.6 nH) and C (0.6 pF) values of the flexible hybrid LC filter fabricated in this study 
are too small to be applicable in the bulk converter. Since the main objective of this study is to 
prove the concept of the new transfer printing technique, ease of fabrication is our priority. In 
future work, new masks need to be designed to provide larger device geometry. Unidirectional 
spiral inductor configuration can be used to provide positive mutual inductance, although it adds 
complexity for device fabrication as contact overpass is needed. To increase the capacitance, the 
capacitor insulator can be replaced by high-k dielectrics like BaSrTiO3, which has dielectric 
constant of 150 at 1MHz.
26,27
 Careful design is needed to make sure that the obtained L and C 
values meet the requirement for GaN-MOSHEMT-based DC-DC converters. 
 
8.6 Conclusions 
Flexible hybrid LC filters were fabricated using a pre-etched SOI substrate, in which the 
selectively patterned semi-stable Si-supporting membranes facilitated both the device fabrication 
and the subsequent transfer printing. Up to 20% compressibility was achieved when the LC 
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filters were transferred to the PDMS substrate. As a result, the electronic properties varied within 
9%. Beyond the 20% strain, local delamination gave rise to mechanical instability. While this 
work focuses on hybrid LC filters, other flexible electronics, such as Si-TFTs and GaN-
MOSHEMTs, should also be compatible with this approach. Future work includes redesigning of 
the device structure for higher L and C values, in order to make the flexible hybrid LC filter 
compatible with GaN-MOSHEMT-based DC-DC converters.  
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CHAPTER 9  
CONCLUSIONS 
 
Two critical challenges in the fabrication of GaN-based power transistors have been 
addressed in this study. First in Chapter 3, PAMBE-SAG was adopted to achieve low-resistivity 
Ohmic contacts. Taking advantage of this technology, the multiple-gate-finger HEMTs 
demonstrated significant improvement in the current density, on-state resistance and gate leakage 
current. After wire bonding, the large-periphery HEMT with a total gate width of 5.2 mm 
exhibited IDS,max of 1.76 A and Ron of 4.76 mΩ cm
2
. To solve the problem of AlN barrier 
formation at the contact interface, a novel Ti / Al multi-layered contact scheme was proposed in 
Chapter 4. Due to more completed reaction between Ti and Al during alloying, both Al in-
diffusion to the contact interface and out-diffusion to the electrode surface were inhibited, 
therefore reducing the contact resistance and improving the long-term reliability of GaN-based 
transistors.  
Second, to reduce the gate leakage current and enhance the breakdown voltage, MOSHEMT 
with high-quality sputtered gate-SiO2 was fabricated. In Chapter 5, the sputtering damage to the 
epilayer was resolved by the bimodal gate-SiO2 structure, which made the most of both low-
density PECVD-SiO2 and high-density sputtered-SiO2 for simultaneous improvement of the 
drain current and the breakdown voltage. In Chapter 6, the oxide quality was further improved 
by tuning the oxygen ratio in the sputtering gas. Stoichiometric SiO2 with smooth surface and 
high breakdown field of 9.6 MV/cm was achieved. A post-annealing treatment proved to be 
effective in removing the sputtering bombardment damage, which can be performed 
simultaneously with the Ohmic contacts annealing to avoid any additional processing step or 
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thermal cost. A record high breakdown voltage density of 102.5 V/µm resulted demonstrating 
that sputtered-SiO2 is ideally suited as the gate-dielectric for high-power GaN-MOSHEMTs. 
In Chapter 7, the sputtered-SiO2 was further employed to achieve high-performance E-mode 
MOSHEMT. A new bimodal-gate-oxide scheme was developed, in which the ALD-Al2O3 was 
utilized to prevent deep F
-
 ion implantation while sputtered-SiO2 was used to suppress the 
plasma-induced leakage current and increase the gate swing. Chemical elemental analysis by 
SIMS and XPS confirmed the shallow implantation depth and the good thermal stability of the F
-
 
ions. Compared with the D-mode counterpart, thus-fabricated E-mode MOSHEMT exhibited 
2.56 V shift in Vth, but only 8% degradation in IDS,max.  
Finally in Chapter 8, a new transfer printing approach was developed to fabricate flexible 
hybrid LC filters that were intact from HF etching. The selectively patterned semi-stable Si-
supporting membranes on the pre-etched SOI substrate facilitated both the device fabrication and 
the subsequent transfer printing. Up to 20% compressibility was achieved when the LC filters 
were transferred to the PDMS substrate. As a result, the electronic properties varied within 9%. 
By redesigning the device structure for higher L and C values, the hybrid LC filter could be 
incorporated into a DC-DC converter to realize GaN-based flexible electronics in the future. 
 
